Home | History | Annotate | Download | only in AMDGPU

Lines Matching refs:TRI

71   const R600RegisterInfo &TRI = TII->getRegisterInfo();
179 const R600RegisterInfo &TRI = TII->getRegisterInfo();
187 TRI.getSubReg(DstReg, TRI.getSubRegFromChannel(Chan)), PReg);
200 const R600RegisterInfo &TRI = TII->getRegisterInfo();
203 unsigned DstBase = TRI.getEncodingValue(DstReg) & HW_REG_MASK;
206 bool Mask = (Chan != TRI.getHWRegChan(DstReg));
230 if ((TRI.getEncodingValue(Src0) & 0xff) < 127 &&
231 (TRI.getEncodingValue(Src1) & 0xff) < 127)
232 assert(TRI.getHWRegChan(Src0) == TRI.getHWRegChan(Src1));
286 unsigned SubRegIndex = TRI.getSubRegFromChannel(Chan);
287 Src0 = TRI.getSubReg(Src0, SubRegIndex);
288 Src1 = TRI.getSubReg(Src1, SubRegIndex);
291 unsigned SubRegIndex0 = TRI.getSubRegFromChannel(CubeSrcSwz[Chan]);
292 unsigned SubRegIndex1 = TRI.getSubRegFromChannel(CubeSrcSwz[3 - Chan]);
293 Src1 = TRI.getSubReg(Src0, SubRegIndex1);
294 Src0 = TRI.getSubReg(Src0, SubRegIndex0);
301 unsigned SubRegIndex = TRI.getSubRegFromChannel(Chan);
302 DstReg = TRI.getSubReg(DstReg, SubRegIndex);
306 Mask = (Chan != TRI.getHWRegChan(DstReg));
307 unsigned DstBase = TRI.getEncodingValue(DstReg) & HW_REG_MASK;