Home | History | Annotate | Download | only in AMDGPU

Lines Matching refs:FSIN

65   setOperationAction(ISD::FSIN, MVT::f32, Custom);
600 case ISD::FSIN: return LowerTrig(Op, DAG);
971 case ISD::FSIN: