Home | History | Annotate | Download | only in AMDGPU

Lines Matching refs:getOperand

118     if (!MI.getOperand(i).isReg() ||
119 !TargetRegisterInfo::isVirtualRegister(MI.getOperand(i).getReg()))
122 if (TRI->hasVGPRs(MRI.getRegClass(MI.getOperand(i).getReg())))
132 unsigned DstReg = Copy.getOperand(0).getReg();
133 unsigned SrcReg = Copy.getOperand(1).getReg();
141 // SrcRC = TRI.getSubRegClass(SrcRC, Copy.getOperand(1).getSubReg());
182 unsigned DstReg = MI.getOperand(0).getReg();
200 unsigned SubReg = CopyUse.getOperand(1).getSubReg();
214 MI.getOperand(0).setReg(CopyUse.getOperand(0).getReg());
217 unsigned SrcReg = MI.getOperand(I).getReg();
218 unsigned SrcSubReg = MI.getOperand(I).getReg();
230 .addOperand(MI.getOperand(I));
232 MI.getOperand(I).setReg(TmpReg);
262 if (!TargetRegisterInfo::isVirtualRegister(MI.getOperand(0).getReg()))
276 unsigned Reg = MI.getOperand(0).getReg();
319 unsigned Reg = MI.getOperand(i).getReg();
358 DstRC = MRI.getRegClass(MI.getOperand(0).getReg());
359 Src0RC = MRI.getRegClass(MI.getOperand(1).getReg());
360 Src1RC = MRI.getRegClass(MI.getOperand(2).getReg());