Home | History | Annotate | Download | only in AMDGPU

Lines Matching defs:Offset0

93                                           int64_t &Offset0,
126 Offset0 = cast<ConstantSDNode>(Load0->getOperand(2))->getZExtValue();
150 Offset0 = Load0Offset->getZExtValue();
184 Offset0 = cast<ConstantSDNode>(Off0)->getZExtValue();
222 // The 2 offset instructions use offset0 and offset1 instead. We can treat
226 AMDGPU::OpName::offset0);
230 uint8_t Offset0 = Offset0Imm->getImm();
233 if (Offset1 > Offset0 && Offset1 - Offset0 == 1) {
252 Offset = EltSize * Offset0;
1182 unsigned BaseReg0, Offset0;
1185 if (getMemOpBaseRegImmOfs(MIa, BaseReg0, Offset0, &RI) &&
1192 offsetsDoNotOverlap(Width0, Offset0, Width1, Offset1)) {