Home | History | Annotate | Download | only in ARM

Lines Matching defs:is64BitVector

273                         bool is64BitVector);
1684                                        unsigned NumVecs, bool is64BitVector) {
1686   if (!is64BitVector && NumVecs < 3)
1818   bool is64BitVector = VT.is64BitVector();
1819   Align = GetVLDSTAlign(Align, dl, NumVecs, is64BitVector);
1846     if (!is64BitVector)
1862   if (is64BitVector || NumVecs <= 2) {
1863     unsigned Opc = (is64BitVector ? DOpcodes[OpcodeIndex] :
1927   unsigned Sub0 = (is64BitVector ? ARM::dsub_0 : ARM::qsub_0);
1955   bool is64BitVector = VT.is64BitVector();
1956   Align = GetVLDSTAlign(Align, dl, NumVecs, is64BitVector);
1988   if (is64BitVector || NumVecs <= 2) {
1992     } else if (is64BitVector) {
2014     unsigned Opc = (is64BitVector ? DOpcodes[OpcodeIndex] :
2104   bool is64BitVector = VT.is64BitVector();
2138     if (!is64BitVector)
2162     if (is64BitVector)
2171     if (is64BitVector)
2182   unsigned Opc = (is64BitVector ? DOpcodes[OpcodeIndex] :
2193   unsigned Sub0 = is64BitVector ? ARM::dsub_0 : ARM::qsub_0;