Home | History | Annotate | Download | only in ARM

Lines Matching refs:BaseReg

218                                unsigned DestReg, unsigned BaseReg, int NumBytes,
221 if (NumBytes == 0 && DestReg != BaseReg) {
223 .addReg(BaseReg, RegState::Kill)
233 if (DestReg != ARM::SP && DestReg != BaseReg &&
255 .addReg(BaseReg)
261 // know anything about BaseReg. t2ADDrr is an invalid
264 // do not generate invalid encoding, put BaseReg first.
266 .addReg(BaseReg)
278 if (DestReg == ARM::SP && BaseReg != ARM::SP) {
281 .addReg(BaseReg).setMIFlags(MIFlags));
282 BaseReg = ARM::SP;
287 if (BaseReg == ARM::SP) {
293 .addReg(BaseReg).addImm(ThisVal/4).setMIFlags(MIFlags));
311 assert(DestReg != ARM::SP && BaseReg != ARM::SP);
332 .addReg(BaseReg, RegState::Kill)
337 BaseReg = DestReg;