Home | History | Annotate | Download | only in Hexagon

Lines Matching defs:RS1

895   unsigned RS1 = getRegState(Op1);
919 .addReg(Op1.getReg(), RS1 & ~RegState::Kill, LoSR)
922 .addReg(Op1.getReg(), RS1, HiSR)
926 .addReg(Op1.getReg(), RS1 & ~RegState::Kill, LoSR)
936 .addReg(Op1.getReg(), RS1, HiSR)
948 .addReg(Op1.getReg(), RS1 & ~RegState::Kill, LoSR);
950 .addReg(Op1.getReg(), RS1, HiSR)
959 .addReg(Op1.getReg(), RS1 & ~RegState::Kill, LoSR);
961 .addReg(Op1.getReg(), RS1, HiSR)