Home | History | Annotate | Download | only in mips64

Lines Matching refs:Ror

1142       __ Ror(i.OutputRegister(), i.InputRegister(0), i.InputOperand(1));