Home | History | Annotate | Download | only in arm64

Lines Matching full:destination

71   // the same as the destination, the destination is ignored and
92 // Clear this move's destination to indicate a pending move. The actual
93 // destination is saved in a stack allocated local. Multiple moves can
96 LOperand* destination = current_move.destination();
101 // as this one's destination blocks this one so recursively perform all
105 if (other_move.Blocks(destination) && !other_move.IsPending()) {
114 // pending, so restore its destination.
115 current_move.set_destination(destination);
121 if (other_move.Blocks(destination)) {
134 // No operand should be the destination for more than one move.
136 LOperand* destination = moves_[i].destination();
138 SLOW_DCHECK(!destination->Equals(moves_[j].destination()));
146 DCHECK(moves_[index].destination()->Equals(moves_[root_index_].source()));
150 // destination. Then we mark this move as resolved so the cycle is
154 saved_destination_ = moves_[index].destination();
172 // move's destination in LGapResolver::RestoreValue().
203 LOperand* destination = moves_[index].destination();
205 // Dispatch on the source and destination operand kinds. Not all
210 if (destination->IsRegister()) {
211 __ Mov(cgen_->ToRegister(destination), source_register);
213 DCHECK(destination->IsStackSlot());
214 __ Store(source_register, cgen_->ToMemOperand(destination));
219 if (destination->IsRegister()) {
220 __ Load(cgen_->ToRegister(destination), source_operand);
222 DCHECK(destination->IsStackSlot());
228 if (destination->IsRegister()) {
229 Register dst = cgen_->ToRegister(destination);
237 } else if (destination->IsDoubleRegister()) {
238 DoubleRegister result = cgen_->ToDoubleRegister(destination);
241 DCHECK(destination->IsStackSlot());
246 cgen_->ToMemOperand(destination));
249 cgen_->ToMemOperand(destination));
257 cgen_->ToMemOperand(destination));
261 __ Store(SavedValueRegister(), cgen_->ToMemOperand(destination));
269 if (destination->IsDoubleRegister()) {
270 __ Fmov(cgen_->ToDoubleRegister(destination), src);
272 DCHECK(destination->IsDoubleStackSlot());
273 __ Store(src, cgen_->ToMemOperand(destination));
278 if (destination->IsDoubleRegister()) {
279 __ Load(cgen_->ToDoubleRegister(destination), src);
281 DCHECK(destination->IsDoubleStackSlot());