Home | History | Annotate | Download | only in mips64

Lines Matching refs:ddivu

1090 void MacroAssembler::Ddivu(Register rs, const Operand& rt) {
1092     ddivu(rs, rt.rm());
1097     ddivu(rs, at);
1102 void MacroAssembler::Ddivu(Register res, Register rs, const Operand& rt) {
1105       ddivu(rs, rt.rm());
1108       ddivu(res, rs, rt.rm());
1115       ddivu(rs, at);
1118       ddivu(res, rs, at);
1152       ddivu(rs, rt.rm());
1158       ddivu(rs, at);