/external/llvm/lib/Target/X86/AsmParser/ |
X86AsmInstrumentation.cpp | 213 bool IsWrite, 217 bool IsWrite, 224 void InstrumentMemOperand(X86Operand &Op, unsigned AccessSize, bool IsWrite, 283 X86Operand &Op, unsigned AccessSize, bool IsWrite, 290 InstrumentMemOperandSmall(Op, AccessSize, IsWrite, RegCtx, Ctx, Out); 292 InstrumentMemOperandLarge(Op, AccessSize, IsWrite, RegCtx, Ctx, Out); 316 InstrumentMemOperand(*Op, AccessSize, false /* IsWrite */, RegCtx, Ctx, 326 InstrumentMemOperand(*Op, AccessSize, false /* IsWrite */, RegCtx, Ctx, 335 InstrumentMemOperand(*Op, AccessSize, true /* IsWrite */, RegCtx, Ctx, Out); 344 InstrumentMemOperand(*Op, AccessSize, true /* IsWrite */, RegCtx, Ctx, Out) [all...] |
/external/compiler-rt/lib/tsan/tests/unit/ |
tsan_shadow_test.cc | 28 EXPECT_EQ(s.IsWrite(), true);
|
/external/llvm/lib/Transforms/Instrumentation/ |
AddressSanitizer.cpp | 434 /// and set IsWrite/Alignment. Otherwise return nullptr. 435 Value *isInterestingMemoryAccess(Instruction *I, bool *IsWrite, 441 Value *Addr, uint32_t TypeSize, bool IsWrite, 444 uint32_t TypeSize, bool IsWrite, 450 bool IsWrite, size_t AccessSizeIndex, [all...] |
ThreadSanitizer.cpp | 409 bool IsWrite = isa<StoreInst>(*I); 410 Value *Addr = IsWrite 416 if (IsWrite && isVtableAccess(I)) { 434 if (!IsWrite && isVtableAccess(I)) { 440 const unsigned Alignment = IsWrite 447 OnAccessFunc = IsWrite ? TsanWrite[Idx] : TsanRead[Idx]; 449 OnAccessFunc = IsWrite ? TsanUnalignedWrite[Idx] : TsanUnalignedRead[Idx]; 451 if (IsWrite) NumInstrumentedWrites++;
|
/external/llvm/lib/Analysis/ |
LoopAccessAnalysis.cpp | 561 bool IsWrite = Accesses.count(MemAccessInfo(Ptr, true)); 562 MemAccessInfo Access(Ptr, IsWrite); 564 if (IsWrite) 587 RtCheck.insert(TheLoop, Ptr, IsWrite, DepId, ASId, StridesMap, PSE); 702 bool IsWrite = AC.getInt(); 706 bool IsReadOnlyPtr = ReadOnlyPtr.count(Ptr) && !IsWrite; 711 assert(((IsReadOnlyPtr && UseDeferred) || IsWrite || 715 MemAccessInfo Access(Ptr, IsWrite); 722 // "a[b[i]] +="). Hence, we need the second check for "!IsWrite". 732 if ((IsWrite || IsReadOnlyPtr) && SetHasWrite) [all...] |
/external/compiler-rt/lib/tsan/rtl/ |
tsan_rtl.h | 200 DCHECK_EQ(kAccessIsWrite, IsWrite()); 250 bool ALWAYS_INLINE IsWrite() const { return !IsRead(); } 279 DCHECK_EQ(v, (!IsWrite() && !kIsWrite) || (IsAtomic() && kIsAtomic)); 287 (IsAtomic() == kIsAtomic && !IsWrite() <= !kIsWrite)); 295 (IsAtomic() == kIsAtomic && !IsWrite() >= !kIsWrite));
|
tsan_rtl_report.cc | 166 mop->write = s.IsWrite();
|
/external/pdfium/third_party/lcms2-2.6/src/ |
cmsio0.c | 1020 NewIcc -> IsWrite = TRUE; 1048 NewIcc -> IsWrite = TRUE; 1082 NewIcc -> IsWrite = TRUE; [all...] |
lcms2_internal.h | 738 cmsBool IsWrite; [all...] |
/external/llvm/lib/Target/SystemZ/ |
SystemZISelLowering.cpp | [all...] |
/external/llvm/lib/Target/AArch64/ |
AArch64ISelLowering.cpp | [all...] |