/external/libhevc/decoder/arm64/ |
ihevcd_fmt_conv_420sp_to_420sp.s | 118 ST1 {v0.8b},[x2],#8 119 ST1 {v1.8b},[x2],#8 120 ST1 {v2.8b},[x2],#8 121 ST1 {v3.8b},[x2],#8 138 ST1 {v0.8b},[x2],#8 139 ST1 {v1.8b},[x2],#8 140 ST1 {v2.8b},[x2],#8 141 ST1 {v3.8b},[x2],#8 174 ST1 {v0.8b},[x2],#8 175 ST1 {v1.8b},[x2],# [all...] |
ihevcd_fmt_conv_420sp_to_420p.s | 117 st1 {v0.8b, v1.8b},[x2],#16 131 st1 {v0.8b, v1.8b}, [x2],#16 174 ST1 {v0.8b},[x3],#8 175 ST1 {v1.8b},[x5],#8 190 ST1 {v0.8b},[x3],#8 191 ST1 {v1.8b},[x5],#8
|
ihevcd_fmt_conv_420sp_to_rgba8888.s | 275 ST1 {v14.4s},[x2],#16 276 ST1 {v20.4s},[x2],#16 277 ST1 {v16.4s},[x2],#16 278 ST1 {v22.4s},[x2],#16 341 ST1 {v14.4s},[x8],#16 342 ST1 {v20.4s},[x8],#16 343 ST1 {v16.4s},[x8],#16 344 ST1 {v22.4s},[x8],#16 438 ST1 {v14.4s},[x2],#16 439 ST1 {v20.4s},[x2],#1 [all...] |
/external/libhevc/common/arm64/ |
ihevc_inter_pred_chroma_copy.s | 124 ST1 {v0.s}[0],[x1] //vst1_lane_u32((uint32_t *)pu1_dst_tmp, src_tmp, 0) 127 ST1 {v0.s}[0],[x6],x3 //vst1_lane_u32((uint32_t *)pu1_dst_tmp, src_tmp, 0) 130 ST1 {v0.s}[0],[x6],x3 //vst1_lane_u32((uint32_t *)pu1_dst_tmp, src_tmp, 0) 133 ST1 {v0.s}[0],[x6],x3 //vst1_lane_u32((uint32_t *)pu1_dst_tmp, src_tmp, 0) 155 ST1 {v0.s}[0],[x1] //vst1_lane_u32((uint32_t *)pu1_dst_tmp, src_tmp, 0) 158 ST1 {v0.s}[0],[x6],x3 //vst1_lane_u32((uint32_t *)pu1_dst_tmp, src_tmp, 0) 178 ST1 {v0.8b},[x1],#8 //vst1_u8(pu1_dst_tmp, tmp_src) 180 ST1 {v1.8b},[x6],x3 //vst1_u8(pu1_dst_tmp, tmp_src) 183 ST1 {v2.8b},[x6],x3 //vst1_u8(pu1_dst_tmp, tmp_src) 185 ST1 {v3.8b},[x6],x3 //vst1_u8(pu1_dst_tmp, tmp_src [all...] |
ihevc_mem_fns.s | 84 ST1 {v0.8b},[x0],#8 113 ST1 {v0.8b},[x0],#8 156 ST1 {v0.8b},[x0],#8 185 ST1 {v0.8b},[x0],#8 229 ST1 {v0.8h},[x0],#16 258 ST1 {v0.8h},[x0],#16
|
ihevc_sao_band_offset_luma.s | 120 ST1 {v0.8b},[x3],#8 //Store to pu1_src_top[col] 225 ST1 {v13.8b},[x4],x1 //vst1_u8(pu1_src_cpy, au1_cur_row) 227 ST1 {v15.8b},[x5] //vst1_u8(pu1_src_cpy, au1_cur_row) 230 ST1 {v17.8b},[x6],x1 //vst1_u8(pu1_src_cpy, au1_cur_row) 233 ST1 {v19.8b},[x10] //vst1_u8(pu1_src_cpy, au1_cur_row)
|
ihevc_sao_edge_offset_class1.s | 137 ST1 { v30.16b},[x3],#16 //vst1q_u8(pu1_src_top[col]) 209 ST1 { v20.16b},[x10],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row) 215 ST1 { v30.16b},[x10],x1 //II vst1q_u8(pu1_src_cpy, pu1_cur_row) 248 ST1 { v30.16b},[x10],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row) 271 ST1 {v30.8b},[x3] //vst1_u8(pu1_src_top[col]) 322 ST1 {v20.8b},[x10],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row) 326 ST1 {v30.8b},[x10],x1 //II vst1q_u8(pu1_src_cpy, pu1_cur_row) 352 ST1 {v30.8b},[x10],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row)
|
ihevc_sao_edge_offset_class0.s | 112 ST1 {v0.8b},[x3],#8 //Store to pu1_src_top[col] 247 ST1 {v18.8b, v19.8b},[x12],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row) 252 ST1 {v0.8b, v1.8b},[x12],x1 //II vst1q_u8(pu1_src_cpy, pu1_cur_row) 332 ST1 {v28.8b},[x12],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row)
|
ihevc_sao_edge_offset_class1_chroma.s | 161 ST1 { v30.16b},[x3],#16 //vst1q_u8(pu1_src_top[col]) 257 ST1 { v20.16b},[x10],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row) 263 ST1 { v30.16b},[x10],x1 //II vst1q_u8(pu1_src_cpy, pu1_cur_row) 308 ST1 { v30.16b},[x10],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row) 333 ST1 {v30.8b},[x3] //vst1_u8(pu1_src_top[col]) 409 ST1 {v20.8b},[x10],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row) 413 ST1 {v30.8b},[x10],x1 //II vst1q_u8(pu1_src_cpy, pu1_cur_row) 451 ST1 {v30.8b},[x10],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row)
|
ihevc_sao_band_offset_chroma.s | 137 ST1 {v0.8b},[x3],#8 //Store to pu1_src_top[col] 393 ST1 {v5.8b},[x4] //vst1q_u8(pu1_src_cpy, au1_cur_row) 401 ST1 {v13.8b},[x5] //vst1q_u8(pu1_src_cpy, au1_cur_row) 410 ST1 {v17.8b},[x6],x1 //vst1q_u8(pu1_src_cpy, au1_cur_row) 416 ST1 {v21.8b},[x7] //vst1q_u8(pu1_src_cpy, au1_cur_row)
|
ihevc_sao_edge_offset_class2.s | 110 ST1 {v0.8b},[x12],#8 //au1_src_top_tmp[col] = pu1_src[(ht - 1) * src_strd + col] 351 ST1 { v20.16b},[x0],x1 //I vst1q_u8(pu1_src_cpy, pu1_cur_row) 460 ST1 { v26.16b},[x0],x1 //II vst1q_u8(pu1_src_cpy, pu1_cur_row) 466 ST1 { v20.16b},[x0],x1 //III vst1q_u8(pu1_src_cpy, pu1_cur_row) 526 ST1 { v20.16b},[x0],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row) [all...] |
ihevc_sao_edge_offset_class3.s | 110 ST1 {v0.8b},[x12],#8 //au1_src_top_tmp[col] = pu1_src[(ht - 1) * src_strd + col] 380 ST1 { v20.16b},[x0],x1 //I vst1q_u8(pu1_src_cpy, pu1_cur_row) 481 ST1 { v28.16b},[x0],x1 //II vst1q_u8(pu1_src_cpy, pu1_cur_row) 517 ST1 { v20.16b},[x0],x1 //III vst1q_u8(pu1_src_cpy, pu1_cur_row) 557 ST1 { v20.16b},[x0],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row) [all...] |
ihevc_sao_edge_offset_class0_chroma.s | 128 ST1 {v0.8b},[x3],#8 //Store to pu1_src_top[col] 298 ST1 {v21.8b},[x12],#8 //vst1q_u8(pu1_src_cpy, pu1_cur_row) 299 ST1 {v23.8b},[x12],x1 309 ST1 {v28.8b, v29.8b},[x12],x1 //II vst1q_u8(pu1_src_cpy, pu1_cur_row) 458 ST1 {v18.8b},[x12],x1 //vst1q_u8(pu1_src_cpy, pu1_cur_row) 469 ST1 {v28.8b},[x12],x1 //II vst1q_u8(pu1_src_cpy, pu1_cur_row)
|
ihevc_sao_edge_offset_class2_chroma.s | 124 ST1 {v0.8b},[x12],#8 //au1_src_top_tmp[col] = pu1_src[(ht - 1) * src_strd + col] 515 ST1 { v20.16b},[x0],x1 //I vst1q_u8(pu1_src_cpy, pu1_cur_row) [all...] |
ihevc_sao_edge_offset_class3_chroma.s | 121 ST1 {v0.8b},[x12],#8 //au1_src_top_tmp[col] = pu1_src[(ht - 1) * src_strd + col] 496 ST1 { v20.16b},[x0],x1 //I vst1q_u8(pu1_src_cpy, pu1_cur_row) 637 ST1 { v28.16b},[x0],x1 //II vst1q_u8(pu1_src_cpy, pu1_cur_row) [all...] |
/art/compiler/utils/x86/ |
constants_x86.h | 59 ST1 = 1,
|
managed_register_x86_test.cc | 99 reg = X86ManagedRegister::FromX87Register(ST1); 105 EXPECT_EQ(ST1, reg.AsX87Register());
|
/art/compiler/utils/x86_64/ |
constants_x86_64.h | 68 ST1 = 1,
|
managed_register_x86_64_test.cc | 99 reg = X86_64ManagedRegister::FromX87Register(ST1); 105 EXPECT_EQ(ST1, reg.AsX87Register());
|
/external/opencv3/modules/imgproc/src/opencl/ |
boxFilter.cl | 56 #define loadpix(addr) vload3(0, (__global const ST1 *)(addr)) 58 #define SRCSIZE (int)sizeof(ST1)*cn
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/aarch64/ |
illegal.s | 79 st1 {v4.2d, v6.2d, v8.2d}, [x3] 103 st1 {v2.s, v3.s}[1], [x4] 528 ST1 {v7.B}[2],[x4],x 529 ST1 {v22.1D-v25.1D},[x10],x
|
/external/llvm/lib/Target/X86/AsmParser/ |
X86AsmParser.cpp | 955 case 1: RegNo = X86::ST1; break; [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
DAGCombiner.cpp | [all...] |
/external/valgrind/none/tests/arm64/ |
memory.stdout.exp | 91 LD1/ST1 (single structure, no offset) (entirely MISSING) 92 LD1/ST1 (single structure, post index) (entirely MISSING) [all...] |