/external/llvm/lib/Target/BPF/ |
BPFISelLowering.h | 77 EVT getOptimalMemOpType(uint64_t Size, unsigned DstAlign, unsigned SrcAlign,
|
/external/llvm/lib/Target/AMDGPU/ |
SIISelLowering.h | 78 unsigned SrcAlign, bool IsMemset,
|
SIISelLowering.cpp | 477 unsigned SrcAlign, bool IsMemset, [all...] |
/external/llvm/lib/Transforms/InstCombine/ |
InstCombineCalls.cpp | 65 unsigned SrcAlign = getKnownAlignment(MI->getArgOperand(1), DL, MI, AC, DT); 66 unsigned MinAlign = std::min(DstAlign, SrcAlign); 138 SrcAlign = std::max(SrcAlign, CopyAlign); 144 L->setAlignment(SrcAlign); [all...] |
/external/llvm/lib/Target/AArch64/ |
AArch64ISelLowering.h | 310 EVT getOptimalMemOpType(uint64_t Size, unsigned DstAlign, unsigned SrcAlign,
|
AArch64ISelLowering.cpp | [all...] |
/external/llvm/lib/Target/ARM/ |
ARMISelLowering.h | 274 unsigned DstAlign, unsigned SrcAlign,
|
ARMISelLowering.cpp | [all...] |
/external/llvm/lib/Target/Mips/ |
MipsISelLowering.h | 552 unsigned SrcAlign,
|
MipsISelLowering.cpp | [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCISelLowering.h | 613 /// alignment can satisfy any constraint. Similarly if SrcAlign is zero it 622 getOptimalMemOpType(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, [all...] |
PPCISelLowering.cpp | [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
SelectionDAG.cpp | [all...] |
LegalizeDAG.cpp | [all...] |
/external/llvm/lib/Target/X86/ |
X86ISelLowering.h | 656 /// alignment can satisfy any constraint. Similarly if SrcAlign is zero it 664 EVT getOptimalMemOpType(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, [all...] |
X86ISelLowering.cpp | [all...] |
/external/llvm/lib/Transforms/Scalar/ |
SROA.cpp | [all...] |