HomeSort by relevance Sort by last modified time
    Searched refs:regNo (Results 1 - 6 of 6) sorted by null

  /device/google/contexthub/firmware/src/platform/stm32f4xx/
syscfg.c 37 const uint32_t regNo = pinNo >> SYSCFG_REG_SHIFT;
44 block->EXTICR[regNo] = (block->EXTICR[regNo] & ~mask_4b) | (bankNo << shift_4b);
gpio.c 162 const uint32_t regNo = pinNo >> (GPIO_PORT_SHIFT - 1);
172 block->AFR[regNo] = (block->AFR[regNo] & ~mask_4b) | (((uint32_t)altFunc) << shift_4b);
  /external/llvm/lib/Target/AMDGPU/MCTargetDesc/
R600MCCodeEmitter.cpp 60 unsigned getHWReg(unsigned regNo) const;
161 unsigned R600MCCodeEmitter::getHWReg(unsigned RegNo) const {
162 return MRI.getEncodingValue(RegNo) & HW_REG_MASK;
  /external/valgrind/coregrind/m_debuginfo/
readexidx.c 639 DiCfSI_m* cfsi_m, Int regNo )
641 switch (regNo) {
    [all...]
  /external/mesa3d/src/gallium/drivers/radeon/MCTargetDesc/
R600MCCodeEmitter.cpp 83 unsigned getHWReg(unsigned regNo) const;
610 unsigned R600MCCodeEmitter::getHWReg(unsigned RegNo) const {
613 HWReg = getHWRegIndex(RegNo);
614 if (AMDGPUMCRegisterClasses[AMDGPU::R600_CReg32RegClassID].contains(RegNo)) {
  /external/valgrind/VEX/priv/
guest_arm64_toIR.c     [all...]

Completed in 241 milliseconds