/external/clang/test/CodeGen/ |
systemz-abi-vector.c | 12 typedef __attribute__((vector_size(2))) char v2i8; typedef 46 v2i8 pass_v2i8(v2i8 arg) { return arg; } 138 struct agg_v2i8 { v2i8 a; }; 221 v2i8 va_v2i8(__builtin_va_list l) { return __builtin_va_arg(l, v2i8); } [all...] |
/external/llvm/include/llvm/CodeGen/ |
MachineValueType.h | 69 v2i8 = 22, // 2 x i8 enumerator in enum:llvm::MVT::SimpleValueType 221 return (SimpleTy == MVT::v2i8 || SimpleTy == MVT::v1i16 || 319 case v2i8: 405 case v2i8: 450 case v2i8: 597 if (NumElements == 2) return MVT::v2i8;
|
/external/llvm/lib/Target/AArch64/ |
AArch64TargetTransformInfo.cpp | 223 { ISD::SINT_TO_FP, MVT::v2f32, MVT::v2i8, 3 }, 226 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i8, 3 }, 247 { ISD::SINT_TO_FP, MVT::v2f64, MVT::v2i8, 4 }, 250 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i8, 4 }, 266 { ISD::FP_TO_SINT, MVT::v2i8, MVT::v2f32, 1 }, 269 { ISD::FP_TO_UINT, MVT::v2i8, MVT::v2f32, 1 }, 280 { ISD::FP_TO_SINT, MVT::v2i8, MVT::v2f64, 2 }, 283 { ISD::FP_TO_UINT, MVT::v2i8, MVT::v2f64, 2 },
|
AArch64ISelLowering.cpp | [all...] |
/external/llvm/lib/IR/ |
ValueTypes.cpp | 149 case MVT::v2i8: return "v2i8"; 227 case MVT::v2i8: return VectorType::get(Type::getInt8Ty(Context), 2);
|
/external/llvm/lib/Target/ARM/ |
ARMTargetTransformInfo.cpp | 106 { ISD::SINT_TO_FP, MVT::v2f32, MVT::v2i8, 3 }, 107 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i8, 3 }, 138 { ISD::SINT_TO_FP, MVT::v2f64, MVT::v2i8, 4 }, 139 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i8, 4 },
|
ARMISelLowering.cpp | 631 for (MVT Ty : {MVT::v8i8, MVT::v4i8, MVT::v2i8, MVT::v4i16, MVT::v2i16, [all...] |
/external/mesa3d/src/gallium/drivers/radeon/ |
AMDILISelLowering.cpp | 57 (int)MVT::v2i8, 85 (int)MVT::v2i8, 207 setOperationAction(ISD::UDIV, MVT::v2i8, Expand); 648 if (OVT == MVT::v2i8) {
|
/external/llvm/utils/TableGen/ |
CodeGenTarget.cpp | 82 case MVT::v2i8: return "MVT::v2i8";
|
/external/llvm/lib/Target/AMDGPU/ |
AMDGPUISelLowering.cpp | 136 setTruncStoreAction(MVT::v2i32, MVT::v2i8, Custom); 191 setLoadExtAction(ISD::EXTLOAD, VT, MVT::v2i8, Expand); 192 setLoadExtAction(ISD::SEXTLOAD, VT, MVT::v2i8, Expand); 193 setLoadExtAction(ISD::ZEXTLOAD, VT, MVT::v2i8, Expand); [all...] |
R600ISelLowering.cpp | 111 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::v2i8, Expand); [all...] |
SIISelLowering.cpp | 117 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::v2i8, Custom); [all...] |
/external/llvm/lib/Target/NVPTX/ |
NVPTXISelLowering.cpp | 63 case MVT::v2i8: [all...] |
/external/llvm/lib/Target/X86/ |
X86TargetTransformInfo.cpp | 597 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i8, 2 }, [all...] |
X86ISelLowering.cpp | [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCISelLowering.cpp | 648 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::v2i8, Custom); [all...] |