HomeSort by relevance Sort by last modified time
    Searched full:x800 (Results 26 - 50 of 1411) sorted by null

12 3 4 5 6 7 8 91011>>

  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/i386/
x86-64-avx512bw_vl-intel.d 18 [ ]*[a-f0-9]+:[ ]*62 62 7d 08 1c b2 00 08 00 00[ ]*vpabsb xmm30,XMMWORD PTR \[rdx\+0x800\]
19 [ ]*[a-f0-9]+:[ ]*62 62 7d 08 1c 72 80[ ]*vpabsb xmm30,XMMWORD PTR \[rdx-0x800\]
36 [ ]*[a-f0-9]+:[ ]*62 62 7d 08 1d b2 00 08 00 00[ ]*vpabsw xmm30,XMMWORD PTR \[rdx\+0x800\]
37 [ ]*[a-f0-9]+:[ ]*62 62 7d 08 1d 72 80[ ]*vpabsw xmm30,XMMWORD PTR \[rdx-0x800\]
55 [ ]*[a-f0-9]+:[ ]*62 61 15 00 6b b2 00 08 00 00[ ]*vpackssdw xmm30,xmm29,XMMWORD PTR \[rdx\+0x800\]
56 [ ]*[a-f0-9]+:[ ]*62 61 15 00 6b 72 80[ ]*vpackssdw xmm30,xmm29,XMMWORD PTR \[rdx-0x800\]
82 [ ]*[a-f0-9]+:[ ]*62 61 15 00 63 b2 00 08 00 00[ ]*vpacksswb xmm30,xmm29,XMMWORD PTR \[rdx\+0x800\]
83 [ ]*[a-f0-9]+:[ ]*62 61 15 00 63 72 80[ ]*vpacksswb xmm30,xmm29,XMMWORD PTR \[rdx-0x800\]
101 [ ]*[a-f0-9]+:[ ]*62 62 15 00 2b b2 00 08 00 00[ ]*vpackusdw xmm30,xmm29,XMMWORD PTR \[rdx\+0x800\]
102 [ ]*[a-f0-9]+:[ ]*62 62 15 00 2b 72 80[ ]*vpackusdw xmm30,xmm29,XMMWORD PTR \[rdx-0x800\]
    [all...]
avx512bw_vl.d 17 [ ]*[a-f0-9]+:[ ]*62 f2 7d 0f 1c b2 00 08 00 00[ ]*vpabsb 0x800\(%edx\),%xmm6\{%k7\}
18 [ ]*[a-f0-9]+:[ ]*62 f2 7d 0f 1c 72 80[ ]*vpabsb -0x800\(%edx\),%xmm6\{%k7\}
33 [ ]*[a-f0-9]+:[ ]*62 f2 7d 0f 1d b2 00 08 00 00[ ]*vpabsw 0x800\(%edx\),%xmm6\{%k7\}
34 [ ]*[a-f0-9]+:[ ]*62 f2 7d 0f 1d 72 80[ ]*vpabsw -0x800\(%edx\),%xmm6\{%k7\}
50 [ ]*[a-f0-9]+:[ ]*62 f1 55 0f 6b b2 00 08 00 00[ ]*vpackssdw 0x800\(%edx\),%xmm5,%xmm6\{%k7\}
51 [ ]*[a-f0-9]+:[ ]*62 f1 55 0f 6b 72 80[ ]*vpackssdw -0x800\(%edx\),%xmm5,%xmm6\{%k7\}
75 [ ]*[a-f0-9]+:[ ]*62 f1 55 0f 63 b2 00 08 00 00[ ]*vpacksswb 0x800\(%edx\),%xmm5,%xmm6\{%k7\}
76 [ ]*[a-f0-9]+:[ ]*62 f1 55 0f 63 72 80[ ]*vpacksswb -0x800\(%edx\),%xmm5,%xmm6\{%k7\}
92 [ ]*[a-f0-9]+:[ ]*62 f2 55 0f 2b b2 00 08 00 00[ ]*vpackusdw 0x800\(%edx\),%xmm5,%xmm6\{%k7\}
93 [ ]*[a-f0-9]+:[ ]*62 f2 55 0f 2b 72 80[ ]*vpackusdw -0x800\(%edx\),%xmm5,%xmm6\{%k7\
    [all...]
x86-64-avx512bw_vl.d 18 [ ]*[a-f0-9]+:[ ]*62 62 7d 08 1c b2 00 08 00 00[ ]*vpabsb 0x800\(%rdx\),%xmm30
19 [ ]*[a-f0-9]+:[ ]*62 62 7d 08 1c 72 80[ ]*vpabsb -0x800\(%rdx\),%xmm30
36 [ ]*[a-f0-9]+:[ ]*62 62 7d 08 1d b2 00 08 00 00[ ]*vpabsw 0x800\(%rdx\),%xmm30
37 [ ]*[a-f0-9]+:[ ]*62 62 7d 08 1d 72 80[ ]*vpabsw -0x800\(%rdx\),%xmm30
55 [ ]*[a-f0-9]+:[ ]*62 61 15 00 6b b2 00 08 00 00[ ]*vpackssdw 0x800\(%rdx\),%xmm29,%xmm30
56 [ ]*[a-f0-9]+:[ ]*62 61 15 00 6b 72 80[ ]*vpackssdw -0x800\(%rdx\),%xmm29,%xmm30
82 [ ]*[a-f0-9]+:[ ]*62 61 15 00 63 b2 00 08 00 00[ ]*vpacksswb 0x800\(%rdx\),%xmm29,%xmm30
83 [ ]*[a-f0-9]+:[ ]*62 61 15 00 63 72 80[ ]*vpacksswb -0x800\(%rdx\),%xmm29,%xmm30
101 [ ]*[a-f0-9]+:[ ]*62 62 15 00 2b b2 00 08 00 00[ ]*vpackusdw 0x800\(%rdx\),%xmm29,%xmm30
102 [ ]*[a-f0-9]+:[ ]*62 62 15 00 2b 72 80[ ]*vpackusdw -0x800\(%rdx\),%xmm29,%xmm3
    [all...]
avx512vbmi_vl-intel.d 17 [ ]*[a-f0-9]+:[ ]*62 f2 55 0f 8d b2 00 08 00 00[ ]*vpermb xmm6\{k7\},xmm5,XMMWORD PTR \[edx\+0x800\]
18 [ ]*[a-f0-9]+:[ ]*62 f2 55 0f 8d 72 80[ ]*vpermb xmm6\{k7\},xmm5,XMMWORD PTR \[edx-0x800\]
33 [ ]*[a-f0-9]+:[ ]*62 f2 55 0f 75 b2 00 08 00 00[ ]*vpermi2b xmm6\{k7\},xmm5,XMMWORD PTR \[edx\+0x800\]
34 [ ]*[a-f0-9]+:[ ]*62 f2 55 0f 75 72 80[ ]*vpermi2b xmm6\{k7\},xmm5,XMMWORD PTR \[edx-0x800\]
49 [ ]*[a-f0-9]+:[ ]*62 f2 55 0f 7d b2 00 08 00 00[ ]*vpermt2b xmm6\{k7\},xmm5,XMMWORD PTR \[edx\+0x800\]
50 [ ]*[a-f0-9]+:[ ]*62 f2 55 0f 7d 72 80[ ]*vpermt2b xmm6\{k7\},xmm5,XMMWORD PTR \[edx-0x800\]
66 [ ]*[a-f0-9]+:[ ]*62 f2 d5 0f 83 b2 00 08 00 00[ ]*vpmultishiftqb xmm6\{k7\},xmm5,XMMWORD PTR \[edx\+0x800\]
67 [ ]*[a-f0-9]+:[ ]*62 f2 d5 0f 83 72 80[ ]*vpmultishiftqb xmm6\{k7\},xmm5,XMMWORD PTR \[edx-0x800\]
91 [ ]*[a-f0-9]+:[ ]*62 f2 55 0f 8d b2 00 08 00 00[ ]*vpermb xmm6\{k7\},xmm5,XMMWORD PTR \[edx\+0x800\]
92 [ ]*[a-f0-9]+:[ ]*62 f2 55 0f 8d 72 80[ ]*vpermb xmm6\{k7\},xmm5,XMMWORD PTR \[edx-0x800\]
    [all...]
evex-wig1-intel.d 17 [ ]*[a-f0-9]+: 62 f2 fd 4f 21 b2 00 08 00 00 vpmovsxbd zmm6\{k7\},XMMWORD PTR \[edx\+0x800\]
18 [ ]*[a-f0-9]+: 62 f2 fd 4f 21 72 80 vpmovsxbd zmm6\{k7\},XMMWORD PTR \[edx-0x800\]
41 [ ]*[a-f0-9]+: 62 f2 fd 4f 24 b2 00 08 00 00 vpmovsxwq zmm6\{k7\},XMMWORD PTR \[edx\+0x800\]
42 [ ]*[a-f0-9]+: 62 f2 fd 4f 24 72 80 vpmovsxwq zmm6\{k7\},XMMWORD PTR \[edx-0x800\]
49 [ ]*[a-f0-9]+: 62 f2 fd 4f 31 b2 00 08 00 00 vpmovzxbd zmm6\{k7\},XMMWORD PTR \[edx\+0x800\]
50 [ ]*[a-f0-9]+: 62 f2 fd 4f 31 72 80 vpmovzxbd zmm6\{k7\},XMMWORD PTR \[edx-0x800\]
73 [ ]*[a-f0-9]+: 62 f2 fd 4f 34 b2 00 08 00 00 vpmovzxwq zmm6\{k7\},XMMWORD PTR \[edx\+0x800\]
74 [ ]*[a-f0-9]+: 62 f2 fd 4f 34 72 80 vpmovzxwq zmm6\{k7\},XMMWORD PTR \[edx-0x800\]
81 [ ]*[a-f0-9]+: 62 f2 fd 4f 21 b2 00 08 00 00 vpmovsxbd zmm6\{k7\},XMMWORD PTR \[edx\+0x800\]
82 [ ]*[a-f0-9]+: 62 f2 fd 4f 21 72 80 vpmovsxbd zmm6\{k7\},XMMWORD PTR \[edx-0x800\]
    [all...]
evex-wig1.d 17 [ ]*[a-f0-9]+: 62 f2 fd 4f 21 b2 00 08 00 00 vpmovsxbd 0x800\(%edx\),%zmm6\{%k7\}
18 [ ]*[a-f0-9]+: 62 f2 fd 4f 21 72 80 vpmovsxbd -0x800\(%edx\),%zmm6\{%k7\}
41 [ ]*[a-f0-9]+: 62 f2 fd 4f 24 b2 00 08 00 00 vpmovsxwq 0x800\(%edx\),%zmm6\{%k7\}
42 [ ]*[a-f0-9]+: 62 f2 fd 4f 24 72 80 vpmovsxwq -0x800\(%edx\),%zmm6\{%k7\}
49 [ ]*[a-f0-9]+: 62 f2 fd 4f 31 b2 00 08 00 00 vpmovzxbd 0x800\(%edx\),%zmm6\{%k7\}
50 [ ]*[a-f0-9]+: 62 f2 fd 4f 31 72 80 vpmovzxbd -0x800\(%edx\),%zmm6\{%k7\}
73 [ ]*[a-f0-9]+: 62 f2 fd 4f 34 b2 00 08 00 00 vpmovzxwq 0x800\(%edx\),%zmm6\{%k7\}
74 [ ]*[a-f0-9]+: 62 f2 fd 4f 34 72 80 vpmovzxwq -0x800\(%edx\),%zmm6\{%k7\}
81 [ ]*[a-f0-9]+: 62 f2 fd 4f 21 b2 00 08 00 00 vpmovsxbd 0x800\(%edx\),%zmm6\{%k7\}
82 [ ]*[a-f0-9]+: 62 f2 fd 4f 21 72 80 vpmovsxbd -0x800\(%edx\),%zmm6\{%k7\
    [all...]
x86-64-avx512vbmi_vl-intel.d 18 [ ]*[a-f0-9]+:[ ]*62 62 15 00 8d b2 00 08 00 00[ ]*vpermb xmm30,xmm29,XMMWORD PTR \[rdx\+0x800\]
19 [ ]*[a-f0-9]+:[ ]*62 62 15 00 8d 72 80[ ]*vpermb xmm30,xmm29,XMMWORD PTR \[rdx-0x800\]
36 [ ]*[a-f0-9]+:[ ]*62 62 15 00 75 b2 00 08 00 00[ ]*vpermi2b xmm30,xmm29,XMMWORD PTR \[rdx\+0x800\]
37 [ ]*[a-f0-9]+:[ ]*62 62 15 00 75 72 80[ ]*vpermi2b xmm30,xmm29,XMMWORD PTR \[rdx-0x800\]
54 [ ]*[a-f0-9]+:[ ]*62 62 15 00 7d b2 00 08 00 00[ ]*vpermt2b xmm30,xmm29,XMMWORD PTR \[rdx\+0x800\]
55 [ ]*[a-f0-9]+:[ ]*62 62 15 00 7d 72 80[ ]*vpermt2b xmm30,xmm29,XMMWORD PTR \[rdx-0x800\]
73 [ ]*[a-f0-9]+:[ ]*62 62 95 00 83 b2 00 08 00 00[ ]*vpmultishiftqb xmm30,xmm29,XMMWORD PTR \[rdx\+0x800\]
74 [ ]*[a-f0-9]+:[ ]*62 62 95 00 83 72 80[ ]*vpmultishiftqb xmm30,xmm29,XMMWORD PTR \[rdx-0x800\]
100 [ ]*[a-f0-9]+:[ ]*62 62 15 00 8d b2 00 08 00 00[ ]*vpermb xmm30,xmm29,XMMWORD PTR \[rdx\+0x800\]
101 [ ]*[a-f0-9]+:[ ]*62 62 15 00 8d 72 80[ ]*vpermb xmm30,xmm29,XMMWORD PTR \[rdx-0x800\]
    [all...]
x86-64-avx512vbmi_vl.d 18 [ ]*[a-f0-9]+:[ ]*62 62 15 00 8d b2 00 08 00 00[ ]*vpermb 0x800\(%rdx\),%xmm29,%xmm30
19 [ ]*[a-f0-9]+:[ ]*62 62 15 00 8d 72 80[ ]*vpermb -0x800\(%rdx\),%xmm29,%xmm30
36 [ ]*[a-f0-9]+:[ ]*62 62 15 00 75 b2 00 08 00 00[ ]*vpermi2b 0x800\(%rdx\),%xmm29,%xmm30
37 [ ]*[a-f0-9]+:[ ]*62 62 15 00 75 72 80[ ]*vpermi2b -0x800\(%rdx\),%xmm29,%xmm30
54 [ ]*[a-f0-9]+:[ ]*62 62 15 00 7d b2 00 08 00 00[ ]*vpermt2b 0x800\(%rdx\),%xmm29,%xmm30
55 [ ]*[a-f0-9]+:[ ]*62 62 15 00 7d 72 80[ ]*vpermt2b -0x800\(%rdx\),%xmm29,%xmm30
73 [ ]*[a-f0-9]+:[ ]*62 62 95 00 83 b2 00 08 00 00[ ]*vpmultishiftqb 0x800\(%rdx\),%xmm29,%xmm30
74 [ ]*[a-f0-9]+:[ ]*62 62 95 00 83 72 80[ ]*vpmultishiftqb -0x800\(%rdx\),%xmm29,%xmm30
100 [ ]*[a-f0-9]+:[ ]*62 62 15 00 8d b2 00 08 00 00[ ]*vpermb 0x800\(%rdx\),%xmm29,%xmm30
101 [ ]*[a-f0-9]+:[ ]*62 62 15 00 8d 72 80[ ]*vpermb -0x800\(%rdx\),%xmm29,%xmm3
    [all...]
x86-64-evex-wig1-intel.d 26 [ ]*[a-f0-9]+: 62 62 fd 4f 21 b2 00 08 00 00 vpmovsxbd zmm30\{k7\},XMMWORD PTR \[rdx\+0x800\]
27 [ ]*[a-f0-9]+: 62 62 fd 4f 21 72 80 vpmovsxbd zmm30\{k7\},XMMWORD PTR \[rdx-0x800\]
50 [ ]*[a-f0-9]+: 62 62 fd 4f 24 b2 00 08 00 00 vpmovsxwq zmm30\{k7\},XMMWORD PTR \[rdx\+0x800\]
51 [ ]*[a-f0-9]+: 62 62 fd 4f 24 72 80 vpmovsxwq zmm30\{k7\},XMMWORD PTR \[rdx-0x800\]
58 [ ]*[a-f0-9]+: 62 62 fd 4f 31 b2 00 08 00 00 vpmovzxbd zmm30\{k7\},XMMWORD PTR \[rdx\+0x800\]
59 [ ]*[a-f0-9]+: 62 62 fd 4f 31 72 80 vpmovzxbd zmm30\{k7\},XMMWORD PTR \[rdx-0x800\]
82 [ ]*[a-f0-9]+: 62 62 fd 4f 34 b2 00 08 00 00 vpmovzxwq zmm30\{k7\},XMMWORD PTR \[rdx\+0x800\]
83 [ ]*[a-f0-9]+: 62 62 fd 4f 34 72 80 vpmovzxwq zmm30\{k7\},XMMWORD PTR \[rdx-0x800\]
99 [ ]*[a-f0-9]+: 62 62 fd 4f 21 b2 00 08 00 00 vpmovsxbd zmm30\{k7\},XMMWORD PTR \[rdx\+0x800\]
100 [ ]*[a-f0-9]+: 62 62 fd 4f 21 72 80 vpmovsxbd zmm30\{k7\},XMMWORD PTR \[rdx-0x800\]
    [all...]
x86-64-evex-wig1.d 26 [ ]*[a-f0-9]+: 62 62 fd 4f 21 b2 00 08 00 00 vpmovsxbd 0x800\(%rdx\),%zmm30\{%k7\}
27 [ ]*[a-f0-9]+: 62 62 fd 4f 21 72 80 vpmovsxbd -0x800\(%rdx\),%zmm30\{%k7\}
50 [ ]*[a-f0-9]+: 62 62 fd 4f 24 b2 00 08 00 00 vpmovsxwq 0x800\(%rdx\),%zmm30\{%k7\}
51 [ ]*[a-f0-9]+: 62 62 fd 4f 24 72 80 vpmovsxwq -0x800\(%rdx\),%zmm30\{%k7\}
58 [ ]*[a-f0-9]+: 62 62 fd 4f 31 b2 00 08 00 00 vpmovzxbd 0x800\(%rdx\),%zmm30\{%k7\}
59 [ ]*[a-f0-9]+: 62 62 fd 4f 31 72 80 vpmovzxbd -0x800\(%rdx\),%zmm30\{%k7\}
82 [ ]*[a-f0-9]+: 62 62 fd 4f 34 b2 00 08 00 00 vpmovzxwq 0x800\(%rdx\),%zmm30\{%k7\}
83 [ ]*[a-f0-9]+: 62 62 fd 4f 34 72 80 vpmovzxwq -0x800\(%rdx\),%zmm30\{%k7\}
99 [ ]*[a-f0-9]+: 62 62 fd 4f 21 b2 00 08 00 00 vpmovsxbd 0x800\(%rdx\),%zmm30\{%k7\}
100 [ ]*[a-f0-9]+: 62 62 fd 4f 21 72 80 vpmovsxbd -0x800\(%rdx\),%zmm30\{%k7\
    [all...]
x86-64-avx512bw_vl-wig1-intel.d 18 [ ]*[a-f0-9]+:[ ]*62 62 fd 08 1c b2 00 08 00 00[ ]*vpabsb xmm30,XMMWORD PTR \[rdx\+0x800\]
19 [ ]*[a-f0-9]+:[ ]*62 62 fd 08 1c 72 80[ ]*vpabsb xmm30,XMMWORD PTR \[rdx-0x800\]
36 [ ]*[a-f0-9]+:[ ]*62 62 fd 08 1d b2 00 08 00 00[ ]*vpabsw xmm30,XMMWORD PTR \[rdx\+0x800\]
37 [ ]*[a-f0-9]+:[ ]*62 62 fd 08 1d 72 80[ ]*vpabsw xmm30,XMMWORD PTR \[rdx-0x800\]
54 [ ]*[a-f0-9]+:[ ]*62 61 95 00 63 b2 00 08 00 00[ ]*vpacksswb xmm30,xmm29,XMMWORD PTR \[rdx\+0x800\]
55 [ ]*[a-f0-9]+:[ ]*62 61 95 00 63 72 80[ ]*vpacksswb xmm30,xmm29,XMMWORD PTR \[rdx-0x800\]
72 [ ]*[a-f0-9]+:[ ]*62 61 95 00 67 b2 00 08 00 00[ ]*vpackuswb xmm30,xmm29,XMMWORD PTR \[rdx\+0x800\]
73 [ ]*[a-f0-9]+:[ ]*62 61 95 00 67 72 80[ ]*vpackuswb xmm30,xmm29,XMMWORD PTR \[rdx-0x800\]
90 [ ]*[a-f0-9]+:[ ]*62 61 95 00 fc b2 00 08 00 00[ ]*vpaddb xmm30,xmm29,XMMWORD PTR \[rdx\+0x800\]
91 [ ]*[a-f0-9]+:[ ]*62 61 95 00 fc 72 80[ ]*vpaddb xmm30,xmm29,XMMWORD PTR \[rdx-0x800\]
    [all...]
x86-64-avx512bw_vl-wig1.d 18 [ ]*[a-f0-9]+:[ ]*62 62 fd 08 1c b2 00 08 00 00[ ]*vpabsb 0x800\(%rdx\),%xmm30
19 [ ]*[a-f0-9]+:[ ]*62 62 fd 08 1c 72 80[ ]*vpabsb -0x800\(%rdx\),%xmm30
36 [ ]*[a-f0-9]+:[ ]*62 62 fd 08 1d b2 00 08 00 00[ ]*vpabsw 0x800\(%rdx\),%xmm30
37 [ ]*[a-f0-9]+:[ ]*62 62 fd 08 1d 72 80[ ]*vpabsw -0x800\(%rdx\),%xmm30
54 [ ]*[a-f0-9]+:[ ]*62 61 95 00 63 b2 00 08 00 00[ ]*vpacksswb 0x800\(%rdx\),%xmm29,%xmm30
55 [ ]*[a-f0-9]+:[ ]*62 61 95 00 63 72 80[ ]*vpacksswb -0x800\(%rdx\),%xmm29,%xmm30
72 [ ]*[a-f0-9]+:[ ]*62 61 95 00 67 b2 00 08 00 00[ ]*vpackuswb 0x800\(%rdx\),%xmm29,%xmm30
73 [ ]*[a-f0-9]+:[ ]*62 61 95 00 67 72 80[ ]*vpackuswb -0x800\(%rdx\),%xmm29,%xmm30
90 [ ]*[a-f0-9]+:[ ]*62 61 95 00 fc b2 00 08 00 00[ ]*vpaddb 0x800\(%rdx\),%xmm29,%xmm30
91 [ ]*[a-f0-9]+:[ ]*62 61 95 00 fc 72 80[ ]*vpaddb -0x800\(%rdx\),%xmm29,%xmm3
    [all...]
avx512bw_vl-wig1-intel.d 17 [ ]*[a-f0-9]+:[ ]*62 f2 fd 0f 1c b2 00 08 00 00[ ]*vpabsb xmm6\{k7\},XMMWORD PTR \[edx\+0x800\]
18 [ ]*[a-f0-9]+:[ ]*62 f2 fd 0f 1c 72 80[ ]*vpabsb xmm6\{k7\},XMMWORD PTR \[edx-0x800\]
33 [ ]*[a-f0-9]+:[ ]*62 f2 fd 0f 1d b2 00 08 00 00[ ]*vpabsw xmm6\{k7\},XMMWORD PTR \[edx\+0x800\]
34 [ ]*[a-f0-9]+:[ ]*62 f2 fd 0f 1d 72 80[ ]*vpabsw xmm6\{k7\},XMMWORD PTR \[edx-0x800\]
49 [ ]*[a-f0-9]+:[ ]*62 f1 d5 0f 63 b2 00 08 00 00[ ]*vpacksswb xmm6\{k7\},xmm5,XMMWORD PTR \[edx\+0x800\]
50 [ ]*[a-f0-9]+:[ ]*62 f1 d5 0f 63 72 80[ ]*vpacksswb xmm6\{k7\},xmm5,XMMWORD PTR \[edx-0x800\]
65 [ ]*[a-f0-9]+:[ ]*62 f1 d5 0f 67 b2 00 08 00 00[ ]*vpackuswb xmm6\{k7\},xmm5,XMMWORD PTR \[edx\+0x800\]
66 [ ]*[a-f0-9]+:[ ]*62 f1 d5 0f 67 72 80[ ]*vpackuswb xmm6\{k7\},xmm5,XMMWORD PTR \[edx-0x800\]
81 [ ]*[a-f0-9]+:[ ]*62 f1 d5 0f fc b2 00 08 00 00[ ]*vpaddb xmm6\{k7\},xmm5,XMMWORD PTR \[edx\+0x800\]
82 [ ]*[a-f0-9]+:[ ]*62 f1 d5 0f fc 72 80[ ]*vpaddb xmm6\{k7\},xmm5,XMMWORD PTR \[edx-0x800\]
    [all...]
avx512bw_vl-wig1.d 17 [ ]*[a-f0-9]+:[ ]*62 f2 fd 0f 1c b2 00 08 00 00[ ]*vpabsb 0x800\(%edx\),%xmm6\{%k7\}
18 [ ]*[a-f0-9]+:[ ]*62 f2 fd 0f 1c 72 80[ ]*vpabsb -0x800\(%edx\),%xmm6\{%k7\}
33 [ ]*[a-f0-9]+:[ ]*62 f2 fd 0f 1d b2 00 08 00 00[ ]*vpabsw 0x800\(%edx\),%xmm6\{%k7\}
34 [ ]*[a-f0-9]+:[ ]*62 f2 fd 0f 1d 72 80[ ]*vpabsw -0x800\(%edx\),%xmm6\{%k7\}
49 [ ]*[a-f0-9]+:[ ]*62 f1 d5 0f 63 b2 00 08 00 00[ ]*vpacksswb 0x800\(%edx\),%xmm5,%xmm6\{%k7\}
50 [ ]*[a-f0-9]+:[ ]*62 f1 d5 0f 63 72 80[ ]*vpacksswb -0x800\(%edx\),%xmm5,%xmm6\{%k7\}
65 [ ]*[a-f0-9]+:[ ]*62 f1 d5 0f 67 b2 00 08 00 00[ ]*vpackuswb 0x800\(%edx\),%xmm5,%xmm6\{%k7\}
66 [ ]*[a-f0-9]+:[ ]*62 f1 d5 0f 67 72 80[ ]*vpackuswb -0x800\(%edx\),%xmm5,%xmm6\{%k7\}
81 [ ]*[a-f0-9]+:[ ]*62 f1 d5 0f fc b2 00 08 00 00[ ]*vpaddb 0x800\(%edx\),%xmm5,%xmm6\{%k7\}
82 [ ]*[a-f0-9]+:[ ]*62 f1 d5 0f fc 72 80[ ]*vpaddb -0x800\(%edx\),%xmm5,%xmm6\{%k7\
    [all...]
x86-64-avx512dq_vl-intel.d 17 [ ]*[a-f0-9]+:[ ]*62 62 fd 28 1a b2 00 08 00 00[ ]*vbroadcastf64x2 ymm30,XMMWORD PTR \[rdx\+0x800\]
18 [ ]*[a-f0-9]+:[ ]*62 62 fd 28 1a 72 80[ ]*vbroadcastf64x2 ymm30,XMMWORD PTR \[rdx-0x800\]
25 [ ]*[a-f0-9]+:[ ]*62 62 fd 28 5a b2 00 08 00 00[ ]*vbroadcasti64x2 ymm30,XMMWORD PTR \[rdx\+0x800\]
26 [ ]*[a-f0-9]+:[ ]*62 62 fd 28 5a 72 80[ ]*vbroadcasti64x2 ymm30,XMMWORD PTR \[rdx-0x800\]
44 [ ]*[a-f0-9]+:[ ]*62 61 fd 08 7b b2 00 08 00 00[ ]*vcvtpd2qq xmm30,XMMWORD PTR \[rdx\+0x800\]
45 [ ]*[a-f0-9]+:[ ]*62 61 fd 08 7b 72 80[ ]*vcvtpd2qq xmm30,XMMWORD PTR \[rdx-0x800\]
72 [ ]*[a-f0-9]+:[ ]*62 61 fd 08 79 b2 00 08 00 00[ ]*vcvtpd2uqq xmm30,XMMWORD PTR \[rdx\+0x800\]
73 [ ]*[a-f0-9]+:[ ]*62 61 fd 08 79 72 80[ ]*vcvtpd2uqq xmm30,XMMWORD PTR \[rdx-0x800\]
114 [ ]*[a-f0-9]+:[ ]*62 61 7d 28 7b b2 00 08 00 00[ ]*vcvtps2qq ymm30,XMMWORD PTR \[rdx\+0x800\]
115 [ ]*[a-f0-9]+:[ ]*62 61 7d 28 7b 72 80[ ]*vcvtps2qq ymm30,XMMWORD PTR \[rdx-0x800\]
    [all...]
  /external/iproute2/include/linux/
if_addr.h 54 #define IFA_F_STABLE_PRIVACY 0x800
  /external/kernel-headers/original/uapi/linux/
if_addr.h 54 #define IFA_F_STABLE_PRIVACY 0x800
  /external/libcxx/test/std/localization/locale.categories/category.ctype/locale.codecvt/locale.codecvt.members/
utf_sanity_check.pass.cpp 70 else if (c32x < 0x800)
80 else if (c32x < 0x800)
92 else if (c32x < 0x800)
102 else if (c32x < 0x800)
  /external/lzma/Asm/arm/
7zCrcOpt.asm 62 add r5, r3, #0x800
  /ndk/sources/android/support/src/musl-multibyte/
wcrtomb.c 16 } else if ((unsigned)wc < 0x800) {
  /ndk/sources/cxx-stl/llvm-libc++/libcxx/test/localization/locale.categories/category.ctype/locale.codecvt/locale.codecvt.members/
utf_sanity_check.pass.cpp 70 else if (c32x < 0x800)
80 else if (c32x < 0x800)
92 else if (c32x < 0x800)
102 else if (c32x < 0x800)
  /prebuilts/gcc/linux-x86/host/x86_64-linux-glibc2.15-4.8/sysroot/usr/include/linux/
fcntl.h 48 #define AT_NO_AUTOMOUNT 0x800 /* Suppress terminal automount traversal */
  /toolchain/binutils/binutils-2.25/include/coff/
aux-coff.h 38 #define STYP_IDENT 0x800
  /docs/source.android.com/src/devices/tech/config/
renderer.jd 51 recommend using a cache large enough to hold several screens worth of 32-bit textures (for instance, on a 1280x800 display, a full screen buffer uses about 4 MB so the cache should be at least 20 MB.)</td>
60 on a 1280x800 display, a full screen buffer uses about 4 MB, so the cache should be at least 16 MB.</td>
86 on a 1280x800 display, a full screen buffer uses about 4 MB, so the cache should be at least 4 MB.</td>
95 large enough to hold at least one 8-bit screen. For instance, on a 1280x800 display,
103 using a cache large enough to hold two screens worth of 8-bit textures. For instance, on a 1280x800 display, a full screen buffer uses about 1 MB, so the cache should be at least 2 MB.</td>
109 <td>Defines the size, in megabytes, of the render buffers cache per process. It is recommended to use a cache large enough to hold twice the screen in 8 bits. For instance, on a 1280x800 display, a full screen buffer uses about 1 MB so the cache should be at least 2 MB. The cache can be smaller if the device supports 4 bits or 1 bit stencil buffers.</td>
  /external/valgrind/none/tests/x86/
aad_aam.c 44 of=!!(flags&0x800);
91 of=!!(flags&0x800);

Completed in 914 milliseconds

12 3 4 5 6 7 8 91011>>