HomeSort by relevance Sort by last modified time
    Searched full:r600 (Results 101 - 125 of 426) sorted by null

1 2 3 45 6 7 8 91011>>

  /external/llvm/test/CodeGen/AMDGPU/
icmp-select-sete-reverse-args.ll 1 ;RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
inline-calls.ll 3 ; RUN: llc -march=r600 -mcpu=redwood -verify-machineinstrs < %s | FileCheck %s
lds-size.ll 1 ; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
legalizedag-bug-expand-setcc.ll 1 ; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
llvm.AMDGPU.legacy.rsq.ll 2 ; RUN: llc -march=r600 -mcpu=cypress -verify-machineinstrs < %s | FileCheck -check-prefix=EG -check-prefix=FUNC %s
llvm.amdgpu.dp4.ll 1 ; RUN: llc -march=r600 -mcpu=redwood -verify-machineinstrs < %s
llvm.pow.ll 1 ;RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
13 call void @llvm.R600.store.swizzle(<4 x float> %vec, i32 0, i32 0)
32 call void @llvm.R600.store.swizzle(<4 x float> %vec, i32 0, i32 0)
38 declare void @llvm.R600.store.swizzle(<4 x float>, i32, i32)
max-literals.ll 1 ;RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
28 call void @llvm.R600.store.swizzle(<4 x float> %18, i32 0, i32 2)
57 call void @llvm.R600.store.swizzle(<4 x float> %18, i32 0, i32 2)
64 declare void @llvm.R600.store.swizzle(<4 x float>, i32, i32)
opencl-image-metadata.ll 1 ; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck --check-prefix=EG --check-prefix=FUNC %s
selectcc-icmp-select-float.ll 1 ; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
trunc-vector-store-assertion-failure.ll 1 ; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
vtx-schedule.ll 1 ; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
ds-sub-offset.ll 4 declare i32 @llvm.r600.read.tidig.x() #0
15 %x.i = call i32 @llvm.r600.read.tidig.x() #1
29 %x.i = call i32 @llvm.r600.read.tidig.x() #0
44 %x.i = call i32 @llvm.r600.read.tidig.x() #0
63 %x.i = call i32 @llvm.r600.read.tidig.x() #0
85 %x.i = call i32 @llvm.r600.read.tidig.x() #0
100 %x.i = call i32 @llvm.r600.read.tidig.x() #0
114 %x.i = call i32 @llvm.r600.read.tidig.x() #0
packetizer.ll 1 ; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck %s
2 ; RUN: llc < %s -march=r600 -mcpu=cayman | FileCheck %s
r600cfg.ll 1 ;RUN: llc < %s -march=r600 -mcpu=redwood
35 call void @llvm.R600.store.stream.output(<4 x float> %19, i32 0, i32 0, i32 1)
40 call void @llvm.R600.store.stream.output(<4 x float> %23, i32 0, i32 0, i32 2)
45 call void @llvm.R600.store.stream.output(<4 x float> %27, i32 0, i32 0, i32 4)
50 call void @llvm.R600.store.swizzle(<4 x float> %31, i32 60, i32 1)
55 call void @llvm.R600.store.swizzle(<4 x float> %35, i32 0, i32 2)
115 declare void @llvm.R600.store.stream.output(<4 x float>, i32, i32, i32)
117 declare void @llvm.R600.store.swizzle(<4 x float>, i32, i32)
vertex-fetch-encoding.ll 1 ; RUN: llc < %s -march=r600 -show-mc-encoding -mcpu=barts | FileCheck --check-prefix=NI %s
2 ; RUN: llc < %s -march=r600 -show-mc-encoding -mcpu=cayman | FileCheck --check-prefix=CM %s
operand-folding.ll 11 %id = call i32 @llvm.r600.read.tidig.x()
30 %id = call i32 @llvm.r600.read.tidig.x()
66 %tmp0 = call i32 @llvm.r600.read.tidig.x()
85 %tmp0 = call i32 @llvm.r600.read.tidig.x()
99 %tmp0 = call i32 @llvm.r600.read.tidig.x()
112 declare i32 @llvm.r600.read.tidig.x() #0
ds_read2_superreg.ll 16 %x.i = tail call i32 @llvm.r600.read.tidig.x() #1
30 %x.i = tail call i32 @llvm.r600.read.tidig.x() #1
47 %x.i = tail call i32 @llvm.r600.read.tidig.x() #1
72 %x.i = tail call i32 @llvm.r600.read.tidig.x() #1
98 %x.i = tail call i32 @llvm.r600.read.tidig.x() #1
113 %x.i = tail call i32 @llvm.r600.read.tidig.x() #1
133 %x.i = tail call i32 @llvm.r600.read.tidig.x() #1
161 %x.i = tail call i32 @llvm.r600.read.tidig.x() #1
176 %x.i = tail call i32 @llvm.r600.read.tidig.x() #1
199 %x.i = tail call i32 @llvm.r600.read.tidig.x() #
    [all...]
cf-stack-bug.ll 1 ; RUN: llc -march=r600 -mcpu=redwood -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
4 ; RUN: llc -march=r600 -mcpu=sumo -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
7 ; RUN: llc -march=r600 -mcpu=barts -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
10 ; RUN: llc -march=r600 -mcpu=turks -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
13 ; RUN: llc -march=r600 -mcpu=caicos -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
16 ; RUN: llc -march=r600 -mcpu=cedar -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
19 ; RUN: llc -march=r600 -mcpu=juniper -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
22 ; RUN: llc -march=r600 -mcpu=cypress -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
25 ; RUN: llc -march=r600 -mcpu=cayman -debug-only=r600cf %s -o - 2>%t | FileCheck %s --check-prefix=FUNC
ds_write2st64.ll 11 %x.i = tail call i32 @llvm.r600.read.tidig.x() #1
29 %x.i = tail call i32 @llvm.r600.read.tidig.x() #1
50 %x.i = tail call i32 @llvm.r600.read.tidig.x() #1
70 %x.i = tail call i32 @llvm.r600.read.tidig.x() #1
89 %x.i = tail call i32 @llvm.r600.read.tidig.x() #1
101 declare i32 @llvm.r600.read.tgid.x() #1
104 declare i32 @llvm.r600.read.tgid.y() #1
107 declare i32 @llvm.r600.read.tidig.x() #1
110 declare i32 @llvm.r600.read.tidig.y() #1
fmax_legacy.ll 3 ; RUN: llc -march=r600 -mcpu=redwood < %s | FileCheck -check-prefix=EG -check-prefix=FUNC %s
7 declare i32 @llvm.r600.read.tidig.x() #1
17 %tid = call i32 @llvm.r600.read.tidig.x() #1
37 %tid = call i32 @llvm.r600.read.tidig.x() #1
57 %tid = call i32 @llvm.r600.read.tidig.x() #1
77 %tid = call i32 @llvm.r600.read.tidig.x() #1
97 %tid = call i32 @llvm.r600.read.tidig.x() #1
118 %tid = call i32 @llvm.r600.read.tidig.x() #1
141 %tid = call i32 @llvm.r600.read.tidig.x() #1
  /external/llvm/test/CodeGen/Generic/
2014-02-05-OpaqueConstants.ll 3 ; XFAIL: r600, xcore
  /external/mesa3d/src/gallium/drivers/radeon/
R600MachineFunctionInfo.cpp 1 //===-- R600MachineFunctionInfo.cpp - R600 Machine Function Info-*- C++ -*-===//
R600Schedule.td 1 //===-- R600Schedule.td - R600 Scheduling definitions ------*- tablegen -*-===//
10 // R600 has a VLIW architecture. On pre-cayman cards there are 5 instruction
  /external/mesa3d/src/gallium/targets/va-r600/
Makefile 10 $(TOP)/src/gallium/drivers/r600/libr600.a \

Completed in 515 milliseconds

1 2 3 45 6 7 8 91011>>