HomeSort by relevance Sort by last modified time
    Searched refs:Src (Results 51 - 75 of 294) sorted by null

1 23 4 5 6 7 8 91011>>

  /external/eigen/test/
vectorization_logic.cpp 31 template<typename Dst, typename Src>
32 bool test_assign(const Dst&, const Src&, int traversal, int unrolling)
34 internal::assign_traits<Dst,Src>::debug();
35 bool res = internal::assign_traits<Dst,Src>::Traversal==traversal
36 && internal::assign_traits<Dst,Src>::Unrolling==unrolling;
40 << " got " << demangle_traversal(internal::assign_traits<Dst,Src>::Traversal) << "\n";
42 << " got " << demangle_unrolling(internal::assign_traits<Dst,Src>::Unrolling) << "\n";
47 template<typename Dst, typename Src>
50 internal::assign_traits<Dst,Src>::debug();
51 bool res = internal::assign_traits<Dst,Src>::Traversal==traversa
    [all...]
  /external/llvm/lib/Analysis/
BranchProbabilityInfo.cpp 550 isEdgeHot(const BasicBlock *Src, const BasicBlock *Dst) const {
553 return getEdgeProbability(Src, Dst) > BranchProbability(4, 5);
586 getEdgeWeight(const BasicBlock *Src, unsigned IndexInSuccessors) const {
588 Weights.find(std::make_pair(Src, IndexInSuccessors));
596 uint32_t BranchProbabilityInfo::getEdgeWeight(const BasicBlock *Src,
598 return getEdgeWeight(Src, Dst.getSuccessorIndex());
602 /// of all raw edge weights from Src to Dst.
604 getEdgeWeight(const BasicBlock *Src, const BasicBlock *Dst) const {
608 for (succ_const_iterator I = succ_begin(Src), E = succ_end(Src); I != E; ++I
    [all...]
DependenceAnalysis.cpp 196 return Src->mayReadFromMemory() && Dst->mayReadFromMemory();
202 return Src->mayWriteToMemory() && Dst->mayWriteToMemory();
208 return Src->mayWriteToMemory() && Dst->mayReadFromMemory();
214 return Src->mayReadFromMemory() && Dst->mayWriteToMemory();
662 // Examines the loop nesting of the Src and Dst
679 // ... - loops containing Src but not Dst
680 // SrcLevels - innermost loop containing Src but not Dst
681 // ... - loops containing Dst but not Src
682 // MaxLevels - innermost loops containing Dst but not Src
701 // to A (the Src) and the load from A (the Dst), we'll note that the
    [all...]
  /external/llvm/lib/Target/AMDGPU/
SILowerI1Copies.cpp 101 const MachineOperand &Src = MI.getOperand(1);
103 if (!TargetRegisterInfo::isVirtualRegister(Src.getReg()) ||
108 const TargetRegisterClass *SrcRC = MRI.getRegClass(Src.getReg());
115 MachineInstr *DefInst = MRI.getUniqueVRegDef(Src.getReg());
135 .addOperand(Src);
141 .addOperand(Src)
R600InstrInfo.cpp 386 Swizzle(std::vector<std::pair<int, unsigned> > Src,
388 if (Src[0] == Src[1])
389 Src[1].first = -1;
394 std::swap(Src[1], Src[2]);
397 std::swap(Src[0], Src[1]);
400 std::swap(Src[0], Src[1])
    [all...]
  /external/clang/lib/Frontend/
ModuleDependencyCollector.cpp 29 std::error_code copyToRoot(StringRef Src);
60 std::error_code ModuleDependencyListener::copyToRoot(StringRef Src) {
64 SmallString<256> AbsoluteSrc = Src;
  /external/llvm/lib/CodeGen/
MachineCopyPropagation.cpp 113 static bool isNopCopy(MachineInstr *CopyMI, unsigned Def, unsigned Src,
123 return SubIdx == TRI->getSubRegIndex(SrcDef, Src);
133 SourceMap SrcMap; // Src -> Def map
144 unsigned Src = MI->getOperand(1).getReg();
147 TargetRegisterInfo::isVirtualRegister(Src))
151 DenseMap<unsigned, MachineInstr*>::iterator CI = AvailCopyMap.find(Src);
155 (!MRI->isReserved(Src) || NoInterveningSideEffect(CopyMI, MI)) &&
156 isNopCopy(CopyMI, Def, Src, TRI)) {
185 // If Src is defined by a previous copy, it cannot be eliminated.
186 for (MCRegAliasIterator AI(Src, TRI, true); AI.isValid(); ++AI)
    [all...]
MachineRegisterInfo.cpp 231 /// Move NumOps operands from Src to Dst, updating use-def lists as needed.
237 /// The Src and Dst ranges may overlap.
239 MachineOperand *Src,
241 assert(Src != Dst && NumOps && "Noop moveOperands");
243 // Copy backwards if Dst is within the Src range.
245 if (Dst >= Src && Dst < Src + NumOps) {
248 Src += NumOps - 1;
253 new (Dst) MachineOperand(*Src);
255 // Dst takes Src's place in the use-def chain
    [all...]
  /external/eigen/Eigen/src/SparseCore/
SparseVector.h 56 template< typename Dest, typename Src,
57 int AssignmentKind = !bool(Src::IsVectorAtCompileTime) ? SVA_RuntimeSwitch
58 : Src::InnerSizeAtCompileTime==1 ? SVA_Outer
413 template< typename Dest, typename Src>
414 struct sparse_vector_assign_selector<Dest,Src,SVA_Inner> {
415 static void run(Dest& dst, const Src& src) {
416 eigen_internal_assert(src.innerSize()==src.size());
417 for(typename Src::InnerIterator it(src, 0); it; ++it
    [all...]
  /external/llvm/include/llvm/Target/
TargetSelectionDAGInfo.h 109 SDValue Src, SDValue Char, SDValue Length,
122 SDValue Dest, SDValue Src,
144 SDValue Src, MachinePointerInfo SrcPtrInfo) const {
150 SDValue Src, SDValue MaxLength,
  /external/mesa3d/src/gallium/drivers/i915/
i915_fpc_translate.c 185 uint src = 0, sem_name, sem_ind; local
193 src = UREG(REG_TYPE_R, index);
214 src = i915_emit_decl(p, REG_TYPE_T, T_TEX0 + real_tex_unit, D0_CHANNEL_ALL);
219 src = i915_emit_decl(p, REG_TYPE_T, T_DIFFUSE, D0_CHANNEL_ALL);
224 src = i915_emit_decl(p, REG_TYPE_T, T_SPECULAR, D0_CHANNEL_XYZ);
225 src = swizzle(src, X, Y, Z, ONE);
229 src = i915_emit_decl(p, REG_TYPE_T, T_FOG_W, D0_CHANNEL_W);
230 src = swizzle(src, W, W, W, W)
    [all...]
  /external/clang/lib/Analysis/
CFGReachabilityAnalysis.cpp 25 bool CFGReverseBlockReachabilityAnalysis::isReachable(const CFGBlock *Src,
37 return reachable[DstBlockID][Src->getBlockID()];
  /external/llvm/lib/Target/AArch64/
AArch64SelectionDAGInfo.cpp 20 SelectionDAG &DAG, SDLoc dl, SDValue Chain, SDValue Dst, SDValue Src,
24 ConstantSDNode *V = dyn_cast<ConstantSDNode>(Src);
  /external/llvm/lib/Target/Hexagon/
HexagonSelectionDAGInfo.cpp 23 SDValue Dst, SDValue Src, SDValue Size, unsigned Align,
43 Entry.Node = Src;
  /external/llvm/lib/Target/XCore/
XCoreSelectionDAGInfo.cpp 21 SDValue Dst, SDValue Src, SDValue Size, unsigned Align,
27 // Call __memcpy_4 if the src, dst and size are all 4 byte aligned.
35 Entry.Node = Src; Args.push_back(Entry);
  /external/vboot_reference/utility/
efidecompress.c 703 UINT8 *Src;
707 Src = Source;
712 *DstSize = Src[4] + (Src[5] << 8) + (Src[6] << 16) + (Src[7] << 24);
756 UINT8 *Src;
760 Src = Source;
773 CompSize = Src[0] + (Src[1] << 8) + (Src[2] << 16) + (Src[3] << 24)
    [all...]
  /external/libchrome/base/numerics/
safe_math_impl.h 397 template <typename Src, NumericRepresentation type>
402 template <typename Src>
403 CheckedNumericState(Src value, RangeConstraint validity)
407 static_assert(std::numeric_limits<Src>::is_specialized,
412 template <typename Src>
413 CheckedNumericState(const CheckedNumericState<Src>& rhs)
418 template <typename Src>
420 Src value,
421 typename std::enable_if<std::numeric_limits<Src>::is_specialized,
437 template <typename Src, NumericRepresentation type
    [all...]
  /external/libweave/third_party/chromium/base/numerics/
safe_math_impl.h 396 template <typename Src, NumericRepresentation type>
401 template <typename Src>
402 CheckedNumericState(Src value, RangeConstraint validity)
406 static_assert(std::numeric_limits<Src>::is_specialized,
411 template <typename Src>
412 CheckedNumericState(const CheckedNumericState<Src>& rhs)
417 template <typename Src>
419 Src value,
420 typename std::enable_if<std::numeric_limits<Src>::is_specialized,
436 template <typename Src, NumericRepresentation type
    [all...]
  /external/pdfium/third_party/base/numerics/
safe_math_impl.h 358 template <typename Src, NumericRepresentation type>
363 template <typename Src>
364 CheckedNumericState(Src value, RangeConstraint validity)
368 COMPILE_ASSERT(std::numeric_limits<Src>::is_specialized,
373 template <typename Src>
374 CheckedNumericState(const CheckedNumericState<Src>& rhs)
379 template <typename Src>
381 Src value,
382 typename std::enable_if<std::numeric_limits<Src>::is_specialized,
398 template <typename Src, NumericRepresentation type
    [all...]
  /external/v8/src/base/
safe_math_impl.h 17 #include "src/base/macros.h"
18 #include "src/base/safe_conversions.h"
386 template <typename Src, NumericRepresentation type>
391 template <typename Src>
392 CheckedNumericState(Src value, RangeConstraint validity)
397 STATIC_ASSERT(std::numeric_limits<Src>::is_specialized);
401 template <typename Src>
402 CheckedNumericState(const CheckedNumericState<Src>& rhs)
407 template <typename Src>
409 Src value
    [all...]
  /external/llvm/include/llvm/Transforms/Utils/
BuildLibCalls.h 52 Value *EmitStrCpy(Value *Dst, Value *Src, IRBuilder<> &B,
57 Value *EmitStrNCpy(Value *Dst, Value *Src, Value *Len, IRBuilder<> &B,
61 /// This expects that the Len and ObjSize have type 'intptr_t' and Dst/Src
63 Value *EmitMemCpyChk(Value *Dst, Value *Src, Value *Len, Value *ObjSize,
  /external/llvm/lib/Target/X86/
X86TargetTransformInfo.h 72 int getCastInstrCost(unsigned Opcode, Type *Dst, Type *Src);
75 int getMemoryOpCost(unsigned Opcode, Type *Src, unsigned Alignment,
77 int getMaskedMemoryOpCost(unsigned Opcode, Type *Src, unsigned Alignment,
  /external/mesa3d/src/gallium/auxiliary/util/
u_pstipple.c 363 newInst.Src[0].Register.File = TGSI_FILE_INPUT;
364 newInst.Src[0].Register.Index = wincoordInput;
365 newInst.Src[1].Register.File = TGSI_FILE_IMMEDIATE;
366 newInst.Src[1].Register.Index = pctx->numImmed;
378 newInst.Src[0].Register.File = TGSI_FILE_TEMPORARY;
379 newInst.Src[0].Register.Index = pctx->texTemp;
380 newInst.Src[1].Register.File = TGSI_FILE_SAMPLER;
381 newInst.Src[1].Register.Index = pctx->freeSampler;
389 newInst.Src[0].Register.File = TGSI_FILE_TEMPORARY;
390 newInst.Src[0].Register.Index = pctx->texTemp
    [all...]
  /external/pdfium/third_party/lcms2-2.6/src/
cmsopt.c 551 cmsPipeline* Src = NULL;
576 Src = *Lut;
579 for (mpe = cmsPipelineGetPtrToFirstStage(Src);
586 Dest = cmsPipelineAlloc(Src ->ContextID, Src ->InputChannels, Src ->OutputChannels);
593 cmsStage* PreLin = cmsPipelineGetPtrToFirstStage(Src);
608 cmsPipelineUnlinkStage(Src, cmsAT_BEGIN, &KeepPreLin);
614 CLUT = cmsStageAllocCLut16bit(Src ->ContextID, nGridPoints, Src ->InputChannels, Src->OutputChannels, NULL)
    [all...]
  /external/llvm/lib/IR/
SymbolTableListTraitsImpl.h 30 TPtr Src) {
35 *Dest = Src;

Completed in 709 milliseconds

1 23 4 5 6 7 8 91011>>