/external/llvm/test/MC/PowerPC/ |
ppc64-regs.s | 52 #CHECK: .cfi_offset f13, 404 169 .cfi_offset f13,404
|
/external/v8/test/mjsunit/es6/ |
destructuring.js | 878 var f13 = function f({x = f}) { let f; return x; } function 879 assertSame(f13, f13({})); 937 function f13({a = eval("b")}, {b}) { return a } 938 assertThrows(() => f13({}, {b: 4}), ReferenceError); 939 assertEquals(4, f13({a: 4}, {b: 5})); 1043 function f13({x}, y, [z], v) { var x, y, z; return x*y*z*v } 1044 assertEquals(210, f13({x: 2}, 3, [5], 7));
|
block-let-crankshaft-sloppy.js | 31 var functions = [ f1, f2, f3, f4, f5, f6, f7, f8, f9, f10, f11, f12, f13, f14, 97 function f13(x) { function
|
block-let-crankshaft.js | 33 var functions = [ f1, f2, f3, f4, f5, f6, f7, f8, f9, f10, f11, f12, f13, f14, 99 function f13(x) { function
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/i860/ |
simd.d | 12 8: d7 25 cd 48 pfzchkl %f4,%f6,%f13 20 28: d0 25 cd 48 pfaddp %f4,%f6,%f13
|
pfam.d | 26 40: 85 5c 8d 49 i2pt.sd %f11,%f12,%f13 31 54: 07 6c cf 49 i2apt.ss %f13,%f14,%f15 90 140: 85 5e 8d 49 d.i2pt.sd %f11,%f12,%f13 100 168: 07 6e cf 49 d.i2apt.ss %f13,%f14,%f15
|
pfsm.d | 26 40: 95 5c 8d 49 i2st.sd %f11,%f12,%f13 31 54: 17 6c cf 49 i2ast.ss %f13,%f14,%f15 90 140: 95 5e 8d 49 d.i2st.sd %f11,%f12,%f13 100 168: 17 6e cf 49 d.i2ast.ss %f13,%f14,%f15
|
/external/llvm/test/MC/ARM/ |
ldr-pseudo.s | 116 @ CHECK-LABEL: f13: 117 f13: label
|
ldr-pseudo-darwin.s | 116 @ CHECK-LABEL: f13: 117 f13: label
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/tic54x/ |
all-opcodes.d | [all...] |
/external/mesa3d/src/mesa/sparc/ |
xform.S | 550 fmuls %f9, M5, %f13 ! FGM Group 555 fadds %f3, %f7, %f3 ! FGA Group f13 available 559 fadds %f11, %f13, %f11 ! FGA Group f11 available 679 fmuls %f9, M2, %f13 ! FGM Group f2, f7 available 689 fadds %f13, M14, %f13 ! FGA Group f13 available 696 fadds %f13, %f0, %f13 ! FGA Group f13 availabl [all...] |
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/ppc/ |
e500mc.d | 30 50: (7d ae 7c be|be 7c ae 7d) lfdepx f13,r14,r15
|
/external/clang/test/Analysis/ |
dead-stores.c | 124 int f13(void) function
|
/external/clang/test/CodeGen/ |
x86_32-arguments-darwin.c | 75 // CHECK: i64 @f13() 84 T13 f13(void) { while (1) {} } function
|
x86_64-arguments.c | 77 // CHECK: define void @f13(%struct.s13_0* noalias sret %agg.result, i32 %a, i32 %b, i32 %c, i32 %d, {{.*}}* byval align 8 %e, i32 %f) 81 struct s13_0 f13(int a, int b, int c, int d, function
|
/external/llvm/test/MC/Mips/mips1/ |
invalid-mips3.s | 11 ceil.l.s $f18,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled 26 dmfc1 $12,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
invalid-mips4.s | 11 ceil.l.s $f18,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled 24 dmfc1 $12,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
invalid-mips5.s | 11 ceil.l.s $f18,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled 24 dmfc1 $t0,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
/external/llvm/test/MC/Mips/mips2/ |
invalid-mips3.s | 9 ceil.l.s $f18,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled 22 dmfc1 $t0,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
invalid-mips4.s | 11 ceil.l.s $f18,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled 22 dmfc1 $12,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
invalid-mips5.s | 11 ceil.l.s $f18,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled 22 dmfc1 $t0,$f13 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
|
/external/valgrind/none/tests/mips32/ |
MoveIns.c | 296 TESTINSNMOVE("mfc1 $s4, $f13", 52, f13, s4); 325 TESTINSNMOVEt("mtc1 $s4, $f13", 52, f13, s4); 354 TESTINSNMOVE1s("mov.s $f12, $f13", 52, f12, f13); 355 TESTINSNMOVE1s("mov.s $f13, $f14", 56, f13, f14);
|
/external/llvm/test/MC/SystemZ/ |
insn-good-z196.s | 260 #CHECK: clfxbr %r0, 0, %f13, 0 # encoding: [0xb3,0x9e,0x00,0x0d] 267 clfxbr %r0, 0, %f13, 0 302 #CHECK: clgxbr %r0, 0, %f13, 0 # encoding: [0xb3,0xae,0x00,0x0d] 309 clgxbr %r0, 0, %f13, 0 351 #CHECK: cxlfbr %f13, 0, %r0, 0 # encoding: [0xb3,0x92,0x00,0xd0] 358 cxlfbr %f13, 0, %r0, 0 365 #CHECK: cxlgbr %f13, 0, %r0, 0 # encoding: [0xb3,0xa2,0x00,0xd0] 372 cxlgbr %f13, 0, %r0, 0 404 #CHECK: fixbra %f0, 0, %f13, 0 # encoding: [0xb3,0x47,0x00,0x0d] 407 #CHECK: fixbra %f13, 0, %f0, 0 # encoding: [0xb3,0x47,0x00,0xd0 [all...] |
/external/libcxxabi/test/ |
catch_pointer_reference.pass.cpp | 405 void f13() function 443 f13();
|
/ndk/sources/cxx-stl/llvm-libc++abi/libcxxabi/test/ |
catch_pointer_reference.pass.cpp | 405 void f13() function 443 f13();
|