/frameworks/av/media/libstagefright/codecs/m4v_h263/enc/src/ |
fastquant_inline.h | 273 mla q_value, coeff, q_value, round 321 mla q_value, coeff, q_value, round
|
/external/libhevc/common/arm/ |
ihevc_weighted_pred_bi.s | 159 mla r4,r12,r8,r4 @(lvl_shift1 * wgt0) + (lvl_shift2 * wgt1)
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/ |
inst.s | 132 mla r1, r9, sl, fp
|
thumb2_bad_reg.l | 122 [^:]*:[0-9]+: Error: r13 not allowed here -- `mla r13,r0,r0,r0' 123 [^:]*:[0-9]+: Error: r15 not allowed here -- `mla r15,r0,r0,r0' 124 [^:]*:[0-9]+: Error: r13 not allowed here -- `mla r0,r13,r0,r0' 125 [^:]*:[0-9]+: Error: r15 not allowed here -- `mla r0,r15,r0,r0' 126 [^:]*:[0-9]+: Error: r13 not allowed here -- `mla r0,r0,r13,r0' 127 [^:]*:[0-9]+: Error: r15 not allowed here -- `mla r0,r0,r15,r0' 128 [^:]*:[0-9]+: Error: r13 not allowed here -- `mla r0,r0,r0,r13' 129 [^:]*:[0-9]+: Error: r15 not allowed here -- `mla r0,r0,r0,r15' [all...] |
inst.d | 118 0+1a8 <[^>]*> e021ba99 ? mla r1, r9, sl, fp
|
wince_inst.d | 120 0+1a8 <[^>]*> e021ba99 ? mla r1, r9, sl, fp
|
thumb32.d | 577 0[0-9a-f]+ <[^>]+> fb00 0000 mla r0, r0, r0, r0 579 0[0-9a-f]+ <[^>]+> fb00 0900 mla r9, r0, r0, r0 580 0[0-9a-f]+ <[^>]+> fb09 0000 mla r0, r9, r0, r0 581 0[0-9a-f]+ <[^>]+> fb00 0009 mla r0, r0, r9, r0 582 0[0-9a-f]+ <[^>]+> fb00 9000 mla r0, r0, r0, r9 [all...] |
/external/libavc/common/armv8/ |
ih264_deblk_chroma_av8.s | 519 mla v14.8h, v18.8h , v28.8h 520 mla v16.8h, v20.8h , v28.8h //4*(q0 - p0) + (p1 - q1)
|
ih264_resi_trans_quant_av8.s | 695 mla v25.4s, v2.4s, v30.4s 696 mla v26.4s, v3.4s, v30.4s
|
/external/libhevc/common/arm64/ |
ihevc_deblk_luma_vert.s | 234 mla v20.8h, v0.8h, v16.8h 286 mla v26.8h, v0.8h, v16.8h
|
/external/llvm/test/MC/AArch64/ |
neon-diagnostics.s | 114 mla v0.16b, v1.8b, v2.8b 118 // CHECK-ERROR: mla v0.16b, v1.8b, v2.8b [all...] |
arm64-advsimd.s | 334 mla.8b v0, v0, v0 405 ; CHECK: mla.8b v0, v0, v0 ; encoding: [0x00,0x94,0x20,0x0e] [all...] |
/external/v8/src/compiler/arm/ |
code-generator-arm.cc | 733 __ mla(i.OutputRegister(), i.InputRegister(0), i.InputRegister(1), [all...] |
/art/compiler/utils/arm/ |
assembler_arm32.h | 99 void mla(Register rd, Register rn, Register rm, Register ra,
|
assembler_arm32_test.cc | 701 TEST_F(AssemblerArm32Test, Mla) { 702 T5Helper(&arm::Arm32Assembler::mla, true, "mla{cond} {reg1}, {reg2}, {reg3}, {reg4}", "mla");
|
assembler_thumb2.h | 129 void mla(Register rd, Register rn, Register rm, Register ra, [all...] |
assembler_arm.h | 556 virtual void mla(Register rd, Register rn, Register rm, Register ra, [all...] |
/external/v8/src/arm/ |
disasm-arm.cc | 736 // The MLA instruction description (A 4.1.28) refers to the order 740 Format(instr, "mla'cond's 'rn, 'rm, 'rs, 'rd"); [all...] |
assembler-arm.h | 886 void mla(Register dst, Register src1, Register src2, Register srcA, [all...] |
/frameworks/rs/cpu_ref/ |
rsCpuIntrinsics_neon_Resize.S | 414 mla r8, lr, r9, r8
|
rsCpuIntrinsics_advsimd_Resize.S | 174 mla v6.8h, v5.8h, v7.8h // vxf
|
/external/vixl/src/vixl/a64/ |
logic-a64.cc | 800 LogicVRegister Simulator::mla(VectorFormat vform, function in class:vixl::Simulator 845 LogicVRegister Simulator::mla(VectorFormat vform, function in class:vixl::Simulator 852 return mla(vform, dst, src1, dup_element(indexform, temp, src2, index)); [all...] |
simulator-a64.h | [all...] |
/external/valgrind/none/tests/arm64/ |
fp_and_simd.c | [all...] |
/external/valgrind/none/tests/arm/ |
v6intARM.stdout.exp | [all...] |