HomeSort by relevance Sort by last modified time
    Searched refs:msr (Results 26 - 50 of 171) sorted by null

12 3 4 5 6 7

  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/
mrs-msr-thumb-v6t2.s 8 msr apsr_nzcvqg, r4
9 msr cpsr_f, r5
10 msr spsr, r6
mrs-msr-thumb-v7e-m.s 8 msr apsr_nzcvqg, r4
9 msr iapsr_g, r5
10 msr basepri_max, r6
mrs-msr-arm-v7-a-bad.s 7 msr iapsr, r4
8 msr apsr, r5
arch4t.s 22 msr CPSR_f, #2
23 msr CPSR_c, r3
24 msr CPSR_x, r4
25 msr CPSR_s, r5
26 msr CPSR_f, r6
27 msr CPSR_all, r7
29 msr SPSR_f, #4
30 msr SPSR_c, r8
31 msr SPSR_x, r9
32 msr SPSR_s, r1
    [all...]
mrs-msr-arm-v6.d 2 #name: MRS/MSR test, architecture v6, ARM mode
11 0+0c <[^>]*> e328f101 msr CPSR_f, #1073741824 ; 0x40000000
12 0+10 <[^>]*> e328f202 msr CPSR_f, #536870912 ; 0x20000000
13 0+14 <[^>]*> e369f201 msr SPSR_fc, #268435456 ; 0x10000000
14 0+18 <[^>]*> e128f004 msr CPSR_f, r4
15 0+1c <[^>]*> e128f005 msr CPSR_f, r5
16 0+20 <[^>]*> e169f006 msr SPSR_fc, r6
mrs-msr-arm-v7-a.d 2 #name: MRS/MSR test, architecture v7-A, ARM mode
11 0+0c <[^>]*> e32cf101 msr CPSR_fs, #1073741824 ; 0x40000000
12 0+10 <[^>]*> e328f202 msr CPSR_f, #536870912 ; 0x20000000
13 0+14 <[^>]*> e369f201 msr SPSR_fc, #268435456 ; 0x10000000
14 0+18 <[^>]*> e128f004 msr CPSR_f, r4
15 0+1c <[^>]*> e128f005 msr CPSR_f, r5
16 0+20 <[^>]*> e169f006 msr SPSR_fc, r6
arch4t-eabi.d 26 0+38 <[^>]+> e328f002 ? msr CPSR_f, #2
27 0+3c <[^>]+> e121f003 ? msr CPSR_c, r3
28 0+40 <[^>]+> e122f004 ? msr CPSR_x, r4
29 0+44 <[^>]+> e124f005 ? msr CPSR_s, r5
30 0+48 <[^>]+> e128f006 ? msr CPSR_f, r6
31 0+4c <[^>]+> e129f007 ? msr CPSR_fc, r7
32 0+50 <[^>]+> e368f004 ? msr SPSR_f, #4
33 0+54 <[^>]+> e161f008 ? msr SPSR_c, r8
34 0+58 <[^>]+> e162f009 ? msr SPSR_x, r9
35 0+5c <[^>]+> e164f00a ? msr SPSR_s, s
    [all...]
arch4t.d 24 0+38 <[^>]+> e328f002 ? msr CPSR_f, #2
25 0+3c <[^>]+> e121f003 ? msr CPSR_c, r3
26 0+40 <[^>]+> e122f004 ? msr CPSR_x, r4
27 0+44 <[^>]+> e124f005 ? msr CPSR_s, r5
28 0+48 <[^>]+> e128f006 ? msr CPSR_f, r6
29 0+4c <[^>]+> e129f007 ? msr CPSR_fc, r7
30 0+50 <[^>]+> e368f004 ? msr SPSR_f, #4
31 0+54 <[^>]+> e161f008 ? msr SPSR_c, r8
32 0+58 <[^>]+> e162f009 ? msr SPSR_x, r9
33 0+5c <[^>]+> e164f00a ? msr SPSR_s, s
    [all...]
arm6.d 10 0+08 <[^>]+> e129f001 ? msr CPSR_fc, r1
12 0+10 <[^>]+> e168f008 ? msr SPSR_f, r8
13 0+14 <[^>]+> e169f009 ? msr SPSR_fc, r9
16 0+20 <[^>]+> e129f001 ? msr CPSR_fc, r1
18 0+28 <[^>]+> e168f008 ? msr SPSR_f, r8
19 0+2c <[^>]+> e169f009 ? msr SPSR_fc, r9
arch7.s 66 msr apsr_nzcvq, r0
67 msr iapsr_nzcvq, r0
68 msr eapsr_nzcvq, r0
69 msr psr_nzcvq, r0
70 msr ipsr, r0
71 msr epsr, r0
72 msr iepsr, r0
73 msr msp, r0
74 msr psp, r0
75 msr primask, r
    [all...]
msr-imm-bad.l 2 [^:]*:9: Error: Thumb encoding does not support an immediate here -- `msr APSR_nzcvq,#0xc0000004'
3 [^:]*:10: Error: Thumb encoding does not support an immediate here -- `msr APSR_g,#0xc0000004'
4 [^:]*:11: Error: Thumb encoding does not support an immediate here -- `msr APSR_nzcvq,#0xc0000004'
5 [^:]*:12: Error: Thumb encoding does not support an immediate here -- `msr APSR_nzcvqg,#0xc0000004'
6 [^:]*:15: Error: Thumb encoding does not support an immediate here -- `msr CPSR,#0xc0000004'
7 [^:]*:16: Error: Thumb encoding does not support an immediate here -- `msr CPSR_s,#0xc0000004'
8 [^:]*:17: Error: Thumb encoding does not support an immediate here -- `msr CPSR_f,#0xc0000004'
9 [^:]*:18: Error: Thumb encoding does not support an immediate here -- `msr CPSR_c,#0xc0000004'
10 [^:]*:19: Error: Thumb encoding does not support an immediate here -- `msr CPSR_x,#0xc0000004'
11 [^:]*:22: Error: Thumb encoding does not support an immediate here -- `msr CPSR_fs,#0xc0000004
    [all...]
armv7-a+virt.d 44 0[0-9a-f]+ <[^>]+> e120f201 msr R8_usr, r1
45 0[0-9a-f]+ <[^>]+> e121f201 msr R9_usr, r1
46 0[0-9a-f]+ <[^>]+> e122f201 msr R10_usr, r1
47 0[0-9a-f]+ <[^>]+> e123f201 msr R11_usr, r1
48 0[0-9a-f]+ <[^>]+> e124f201 msr R12_usr, r1
49 0[0-9a-f]+ <[^>]+> e125f201 msr SP_usr, r1
50 0[0-9a-f]+ <[^>]+> e126f201 msr LR_usr, r1
51 0[0-9a-f]+ <[^>]+> e128f201 msr R8_fiq, r1
52 0[0-9a-f]+ <[^>]+> e129f201 msr R9_fiq, r1
53 0[0-9a-f]+ <[^>]+> e12af201 msr R10_fiq, r
    [all...]
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/aarch64/
sysreg-1.d 11 c: d51b4527 msr dlr_el0, x7
13 14: d51b4507 msr dspsr_el0, x7
15 1c: d51e1127 msr sder32_el3, x7
17 24: d51e1327 msr mdcr_el3, x7
19 2c: d5100207 msr mdccint_el1, x7
21 34: d5140707 msr dbgvcr32_el2, x7
23 3c: d51c5307 msr fpexc32_el2, x7
25 44: d5120007 msr teecr32_el1, x7
27 4c: d5121007 msr teehbr32_el1, x7
29 54: d51be207 msr cntp_tval_el0, x
    [all...]
  /development/ndk/platforms/android-9/arch-x86/include/asm/
msr.h 21 #include <asm/msr-index.h>
  /prebuilts/ndk/current/platforms/android-12/arch-x86/usr/include/asm/
msr.h 21 #include <asm/msr-index.h>
  /prebuilts/ndk/current/platforms/android-13/arch-x86/usr/include/asm/
msr.h 21 #include <asm/msr-index.h>
  /prebuilts/ndk/current/platforms/android-14/arch-x86/usr/include/asm/
msr.h 21 #include <asm/msr-index.h>
  /prebuilts/ndk/current/platforms/android-15/arch-x86/usr/include/asm/
msr.h 21 #include <asm/msr-index.h>
  /prebuilts/ndk/current/platforms/android-16/arch-x86/usr/include/asm/
msr.h 21 #include <asm/msr-index.h>
  /prebuilts/ndk/current/platforms/android-17/arch-x86/usr/include/asm/
msr.h 21 #include <asm/msr-index.h>
  /prebuilts/ndk/current/platforms/android-18/arch-x86/usr/include/asm/
msr.h 21 #include <asm/msr-index.h>
  /prebuilts/ndk/current/platforms/android-19/arch-x86/usr/include/asm/
msr.h 21 #include <asm/msr-index.h>
  /prebuilts/ndk/current/platforms/android-9/arch-x86/usr/include/asm/
msr.h 21 #include <asm/msr-index.h>
  /external/llvm/test/MC/ARM/
thumbv7em.s 10 @ MSR
13 msr apsr_g, r0
14 msr apsr_nzcvqg, r0
15 msr iapsr_g, r0
16 msr iapsr_nzcvqg, r0
17 msr eapsr_g, r0
18 msr eapsr_nzcvqg, r0
19 msr xpsr_g, r0
20 msr xpsr_nzcvqg, r0
22 @ CHECK: msr apsr_g, r0 @ encoding: [0x80,0xf3,0x00,0x84
    [all...]
  /external/strace/linux/powerpc64/
get_scno.c 9 * bit 0 (CM) of 32-bit Machine state register (MSR).
10 * Other implementations use bit 0 (SF) of 64-bit MSR.
12 unsigned int currpers = (ppc_regs.msr & 0x8000000080000000) ? 0 : 1;

Completed in 1464 milliseconds

12 3 4 5 6 7