/toolchain/binutils/binutils-2.25/ld/testsuite/ld-aarch64/ |
copy-reloc-exe.s | 5 movk x0,:abs_g1_nc:global_a 6 movk x0,:abs_g2_nc:global_a 7 movk x0,:abs_g3:global_a
|
tls-relax-gd-le.d | 6 +10004: f2800200 movk x0, #0x10
|
tls-relax-gdesc-le.d | 6 +10004: f2800200 movk x0, #0x10
|
tls-relax-ie-le-3.d | 7 +10008: f280020f movk x15, #0x10
|
tls-relax-ie-le.d | 7 +10008: f2800200 movk x0, #0x10
|
tls-relax-all.d | 15 +10028: f2800280 movk x0, #0x14 29 +10060: f2800380 movk x0, #0x1c 36 +1007c: f2800400 movk x0, #0x20
|
tls-relax-ie-le-2.d | 12 +1001c: f2800200 movk x0, #0x10
|
/external/llvm/test/CodeGen/AArch64/ |
code-model-large-abs.ll | 11 ; The movz/movk calculation should end up returned directly in x0. 13 ; CHECK: movk x0, #:abs_g2_nc:var8 14 ; CHECK: movk x0, #:abs_g1_nc:var8 15 ; CHECK: movk x0, #:abs_g0_nc:var8 24 ; CHECK: movk x[[ADDR_REG]], #:abs_g2_nc:var8 25 ; CHECK: movk x[[ADDR_REG]], #:abs_g1_nc:var8 26 ; CHECK: movk x[[ADDR_REG]], #:abs_g0_nc:var8 35 ; CHECK: movk x[[ADDR_REG]], #:abs_g2_nc:var16 36 ; CHECK: movk x[[ADDR_REG]], #:abs_g1_nc:var16 37 ; CHECK: movk x[[ADDR_REG]], #:abs_g0_nc:var1 [all...] |
arm64-code-model-large-abs.ll | 11 ; The movz/movk calculation should end up returned directly in x0. 13 ; CHECK: movk x0, #:abs_g2_nc:var8 14 ; CHECK: movk x0, #:abs_g1_nc:var8 15 ; CHECK: movk x0, #:abs_g0_nc:var8 24 ; CHECK: movk x[[ADDR_REG]], #:abs_g2_nc:var8 25 ; CHECK: movk x[[ADDR_REG]], #:abs_g1_nc:var8 26 ; CHECK: movk x[[ADDR_REG]], #:abs_g0_nc:var8 35 ; CHECK: movk x[[ADDR_REG]], #:abs_g2_nc:var16 36 ; CHECK: movk x[[ADDR_REG]], #:abs_g1_nc:var16 37 ; CHECK: movk x[[ADDR_REG]], #:abs_g0_nc:var1 [all...] |
large-consts.ll | 9 ; CHECK: movk [[CPADDR]], #:abs_g2_nc:.LCPI0_0 // encoding: [0bAAA01000,A,0b110AAAAA,0xf2] 10 ; CHECK: movk [[CPADDR]], #:abs_g1_nc:.LCPI0_0 // encoding: [0bAAA01000,A,0b101AAAAA,0xf2] 11 ; CHECK: movk [[CPADDR]], #:abs_g0_nc:.LCPI0_0 // encoding: [0bAAA01000,A,0b100AAAAA,0xf2]
|
movw-shift-encoding.ll | 12 ; CHECK: movk x0, #:abs_g2_nc:var // encoding: [0bAAA00000,A,0b110AAAAA,0xf2] 13 ; CHECK: movk x0, #:abs_g1_nc:var // encoding: [0bAAA00000,A,0b101AAAAA,0xf2] 14 ; CHECK: movk x0, #:abs_g0_nc:var // encoding: [0bAAA00000,A,0b100AAAAA,0xf2]
|
arm64-movi.ll | 43 ; Tests for MOVZ with MOVK. 55 ; CHECK-NEXT: movk x0, #0x1234, lsl #32 56 ; CHECK-NEXT: movk x0, #0xabcd, lsl #16 57 ; CHECK-NEXT: movk x0, #0x5678 64 ; CHECK-NEXT: movk x0, #0x4321, lsl #16 71 ; CHECK-NEXT: movk x0, #0x1234 76 ; Tests for MOVN with MOVK. 88 ; CHECK-NEXT: movk x0, #0x1234 93 ; Tests for ORR with MOVK. 100 ; CHECK: movk x0, #0xdead, lsl #1 [all...] |
arm64-extern-weak.ll | 24 ; CHECK-LARGE: movk x0, #:abs_g2_nc:var 25 ; CHECK-LARGE: movk x0, #:abs_g1_nc:var 26 ; CHECK-LARGE: movk x0, #:abs_g0_nc:var 47 ; CHECK-LARGE: movk [[ARR_VAR]], #:abs_g2_nc:arr_var 48 ; CHECK-LARGE: movk [[ARR_VAR]], #:abs_g1_nc:arr_var 49 ; CHECK-LARGE: movk [[ARR_VAR]], #:abs_g0_nc:arr_var 63 ; CHECK-LARGE: movk x0, #:abs_g2_nc:defined_weak_var 64 ; CHECK-LARGE: movk x0, #:abs_g1_nc:defined_weak_var 65 ; CHECK-LARGE: movk x0, #:abs_g0_nc:defined_weak_var
|
extern-weak.ll | 25 ; CHECK-LARGE: movk x0, #:abs_g2_nc:var 26 ; CHECK-LARGE: movk x0, #:abs_g1_nc:var 27 ; CHECK-LARGE: movk x0, #:abs_g0_nc:var 51 ; CHECK-LARGE: movk [[ADDR]], #:abs_g2_nc:arr_var 52 ; CHECK-LARGE: movk [[ADDR]], #:abs_g1_nc:arr_var 53 ; CHECK-LARGE: movk [[ADDR]], #:abs_g0_nc:arr_var 68 ; CHECK-LARGE: movk x0, #:abs_g2_nc:defined_weak_var 69 ; CHECK-LARGE: movk x0, #:abs_g1_nc:defined_weak_var 70 ; CHECK-LARGE: movk x0, #:abs_g0_nc:defined_weak_var
|
blockaddress.ll | 18 ; CHECK-LARGE: movk [[ADDR_REG]], #:abs_g2_nc:[[DEST_LBL]] 19 ; CHECK-LARGE: movk [[ADDR_REG]], #:abs_g1_nc:[[DEST_LBL]] 20 ; CHECK-LARGE: movk [[ADDR_REG]], #:abs_g0_nc:[[DEST_LBL]]
|
literal_pools_float.ll | 19 ; CHECK-LARGE: movk x[[LITADDR]], #:abs_g2_nc:[[CURLIT]] 20 ; CHECK-LARGE: movk x[[LITADDR]], #:abs_g1_nc:[[CURLIT]] 21 ; CHECK-LARGE: movk x[[LITADDR]], #:abs_g0_nc:[[CURLIT]] 37 ; CHECK-LARGE: movk x[[LITADDR]], #:abs_g2_nc:[[CURLIT]] 38 ; CHECK-LARGE: movk x[[LITADDR]], #:abs_g1_nc:[[CURLIT]] 39 ; CHECK-LARGE: movk x[[LITADDR]], #:abs_g0_nc:[[CURLIT]]
|
arm64-blockaddress.ll | 19 ; CHECK-LARGE: movk [[ADDR_REG]], #:abs_g2_nc:[[DEST_LBL]] 20 ; CHECK-LARGE: movk [[ADDR_REG]], #:abs_g1_nc:[[DEST_LBL]] 21 ; CHECK-LARGE: movk [[ADDR_REG]], #:abs_g0_nc:[[DEST_LBL]]
|
arm64-patchpoint-webkit_jscc.ll | 14 ; CHECK-NEXT: movk x16, #0xdead, lsl #16 15 ; CHECK-NEXT: movk x16, #0xbeef 22 ; FAST-NEXT: movk x16, #0xdead, lsl #16 23 ; FAST-NEXT: movk x16, #0xbeef 45 ; CHECK-NEXT: movk x16, #0xdead, lsl #16 46 ; CHECK-NEXT: movk x16, #0xbeef 58 ; FAST-NEXT: movk x16, #0xdead, lsl #16 59 ; FAST-NEXT: movk x16, #0xbeef 83 ; CHECK-NEXT: movk x16, #0xdead, lsl #16 84 ; CHECK-NEXT: movk x16, #0xbee [all...] |
arm64-inline-asm-error-M.ll | 9 %0 = tail call i32 asm sideeffect "movk $0, $1", "=r,M"(i32 305418240) nounwind
|
arm64-inline-asm-error-N.ll | 9 %0 = tail call i32 asm sideeffect "movk $0, $1", "=r,N"(i64 1311761352401879040) nounwind
|
fpimm.ll | 42 ; LARGE-NEXT: movk [[REG]], #0xfdb 50 ; LARGE-NEXT: movk [[REG]], #0x21fb, lsl #32 51 ; LARGE-NEXT: movk [[REG]], #0x5444, lsl #16 52 ; LARGE-NEXT: movk [[REG]], #0x2d18
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/aarch64/ |
reloc-insn.s | 15 movk x1,#:abs_g0_nc:u32 20 movk x1,#:abs_g0_nc:s12 25 movk x1,#:abs_g1_nc:u48 26 movk x1,#:abs_g0_nc:u48 30 movk x1,#:abs_g1_nc:ldata 31 movk x1,#:abs_g0_nc:ldata 35 movk x1,#:abs_g1_nc:xdata 36 movk x1,#:abs_g0_nc:xdata 41 movk x1,#:abs_g1_nc:s12 42 movk x1,#:abs_g0_nc:s1 [all...] |
reloc-insn.d | 11 c: f28acf01 movk x1, #0x5678 13 14: f29f0001 movk x1, #0xf800 15 1c: f2b99ba1 movk x1, #0xccdd, lsl #16 16 20: f29ddfe1 movk x1, #0xeeff 19 28: f2a00001 movk x1, #0x0, lsl #16 21 2c: f2800001 movk x1, #0x0 25 34: f2a00001 movk x1, #0x0, lsl #16 27 38: f2800001 movk x1, #0x0 30 40: f2bfffe1 movk x1, #0xffff, lsl #16 31 44: f29f0001 movk x1, #0xf80 [all...] |
/external/llvm/test/MC/AArch64/ |
arm64-large-relocs.s | 5 movk w3, #:abs_g0_nc:sym 8 // CHECK: movk w3, #:abs_g0_nc:sym // encoding: [0bAAA00011,A,0b100AAAAA,0x72] 15 movk w5, #:abs_g1_nc:sym 18 // CHECK: movk w5, #:abs_g1_nc:sym // encoding: [0bAAA00101,A,0b101AAAAA,0x72] 25 movk x7, #:abs_g2_nc:sym 28 // CHECK: movk x7, #:abs_g2_nc:sym // encoding: [0bAAA00111,A,0b110AAAAA,0xf2]
|
elf-reloc-movw.s | 5 movk x0, #:abs_g0_nc:some_label 8 movk x5, #:abs_g1_nc:some_label 11 movk x5, #:abs_g2_nc:some_label 14 movk x11, #:abs_g3:some_label
|