/external/llvm/test/CodeGen/X86/ |
pmovext.ll | 6 ;CHECK: pmovzxbw (%{{.*}}), %xmm0 13 %4 = tail call <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8> %3) nounwind 20 declare <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8>) nounwind readnone 37 ; CHECK: pmovzxbw %xmm0, %xmm0 41 %tmp2 = tail call <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8> %tmp1)
|
trunc-ext-ld-st.ll | 70 ;CHECK: pmovzxbw
|
avx2-pmovxrm-intrinsics.ll | 55 %2 = call <16 x i16> @llvm.x86.avx2.pmovzxbw(<16 x i8> %1) 104 declare <16 x i16> @llvm.x86.avx2.pmovzxbw(<16 x i8>)
|
sse41-pmovxrm-intrinsics.ll | 104 ; SSE41-NEXT: pmovzxbw {{.*#+}} xmm0 = mem[0],zero,mem[1],zero,mem[2],zero,mem[3],zero,mem[4],zero,mem[5],zero,mem[6],zero,mem[7],zero 112 %2 = call <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8> %1) 196 declare <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8>)
|
sse41-intrinsics-x86.ll | 182 ; CHECK: pmovzxbw 183 %res = call <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8> %a0) ; <<8 x i16>> [#uses=1] 186 declare <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8>) nounwind readnone
|
widen_cast-4.ll | 49 ; CHECK: pmovzxbw
|
/external/gemmlowp/internal/ |
kernel_SSE.h | 89 "pmovzxbw (%[rhs_ptr]), %%xmm1\n\t" 92 "pmovzxbw 0x00(%[lhs_ptr]), %%xmm0\n\t" 113 "pmovzxbw 0x08(%[rhs_ptr]), %%xmm1\n\t" 116 "pmovzxbw 0x08(%[lhs_ptr]), %%xmm0\n\t" 145 "pmovzxbw (%[rhs_ptr]), %%xmm1\n\t" 148 "pmovzxbw 0x00(%[lhs_ptr]), %%xmm0\n\t" 289 "pmovzxbw (%[rhs_ptr]), %%xmm1\n\t" 292 "pmovzxbw 0x00(%[lhs_ptr]), %%xmm0\n\t" 310 "pmovzxbw 0x08(%[lhs_ptr]), %%xmm0\n\t" 328 "pmovzxbw 0x10(%[lhs_ptr]), %%xmm0\n\t [all...] |
/external/llvm/test/Transforms/InstCombine/ |
x86-pmovzx.ll | 5 declare <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8>) nounwind readnone 12 declare <16 x i16> @llvm.x86.avx2.pmovzxbw(<16 x i8>) nounwind readnone 47 %res = call <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8> %v) 106 %res = call <16 x i16> @llvm.x86.avx2.pmovzxbw(<16 x i8> %v)
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/i386/ |
sse4_1.s | 78 pmovzxbw %xmm1,%xmm0 79 pmovzxbw (%ecx),%xmm0 173 pmovzxbw xmm0,xmm1 174 pmovzxbw xmm0,QWORD PTR [ecx]
|
x86-64-sse4_1.s | 86 pmovzxbw %xmm1,%xmm0 87 pmovzxbw (%rcx),%xmm0 189 pmovzxbw xmm0,xmm1 190 pmovzxbw xmm0,QWORD PTR [rcx]
|
simd.s | 75 pmovzxbw (%eax),%xmm0 174 pmovzxbw xmm0,QWORD PTR [eax] label
|
x86-64-simd.s | 95 pmovzxbw (%rax),%xmm0 222 pmovzxbw xmm0,QWORD PTR [rax] label
|
sse4_1-intel.d | 83 [ ]*[a-f0-9]+: 66 0f 38 30 c1 pmovzxbw xmm0,xmm1 84 [ ]*[a-f0-9]+: 66 0f 38 30 01 pmovzxbw xmm0,QWORD PTR \[ecx\] 176 [ ]*[a-f0-9]+: 66 0f 38 30 c1 pmovzxbw xmm0,xmm1 177 [ ]*[a-f0-9]+: 66 0f 38 30 01 pmovzxbw xmm0,QWORD PTR \[ecx\]
|
sse4_1.d | 82 [ ]*[0-9a-f]+: 66 0f 38 30 c1 pmovzxbw %xmm1,%xmm0 83 [ ]*[0-9a-f]+: 66 0f 38 30 01 pmovzxbw \(%ecx\),%xmm0 175 [ ]*[a-f0-9]+: 66 0f 38 30 c1 pmovzxbw %xmm1,%xmm0 176 [ ]*[a-f0-9]+: 66 0f 38 30 01 pmovzxbw \(%ecx\),%xmm0
|
x86-64-sse4_1-intel.d | 91 [ ]*[a-f0-9]+: 66 0f 38 30 c1 pmovzxbw xmm0,xmm1 92 [ ]*[a-f0-9]+: 66 0f 38 30 01 pmovzxbw xmm0,QWORD PTR \[rcx\] 192 [ ]*[a-f0-9]+: 66 0f 38 30 c1 pmovzxbw xmm0,xmm1 193 [ ]*[a-f0-9]+: 66 0f 38 30 01 pmovzxbw xmm0,QWORD PTR \[rcx\]
|
x86-64-sse4_1.d | 90 [ ]*[a-f0-9]+: 66 0f 38 30 c1 pmovzxbw %xmm1,%xmm0 91 [ ]*[a-f0-9]+: 66 0f 38 30 01 pmovzxbw \(%rcx\),%xmm0 191 [ ]*[a-f0-9]+: 66 0f 38 30 c1 pmovzxbw %xmm1,%xmm0 192 [ ]*[a-f0-9]+: 66 0f 38 30 01 pmovzxbw \(%rcx\),%xmm0
|
sse2avx.s | 434 pmovzxbw %xmm4,%xmm6 435 pmovzxbw (%ecx),%xmm4 1095 pmovzxbw xmm6,xmm4 1096 pmovzxbw xmm4,QWORD PTR [ecx]
|
x86-64-sse2avx.s | 434 pmovzxbw %xmm4,%xmm6 435 pmovzxbw (%rcx),%xmm4 1138 pmovzxbw xmm6,xmm4 1139 pmovzxbw xmm4,QWORD PTR [rcx]
|
simd-intel.d | 81 [ ]*[a-f0-9]+: 66 0f 38 30 00 pmovzxbw xmm0,QWORD PTR \[eax\] 174 [ ]*[a-f0-9]+: 66 0f 38 30 00 pmovzxbw xmm0,QWORD PTR \[eax\]
|
simd-suffix.d | 81 [ ]*[a-f0-9]+: 66 0f 38 30 00 pmovzxbw \(%eax\),%xmm0 174 [ ]*[a-f0-9]+: 66 0f 38 30 00 pmovzxbw \(%eax\),%xmm0
|
simd.d | 80 [ ]*[a-f0-9]+: 66 0f 38 30 00 pmovzxbw \(%eax\),%xmm0 173 [ ]*[a-f0-9]+: 66 0f 38 30 00 pmovzxbw \(%eax\),%xmm0
|
/toolchain/binutils/binutils-2.25/gas/testsuite/gas/i386/ilp32/ |
x86-64-sse4_1-intel.d | 91 [ ]*[a-f0-9]+: 66 0f 38 30 c1 pmovzxbw xmm0,xmm1 92 [ ]*[a-f0-9]+: 66 0f 38 30 01 pmovzxbw xmm0,QWORD PTR \[rcx\] 192 [ ]*[a-f0-9]+: 66 0f 38 30 c1 pmovzxbw xmm0,xmm1 193 [ ]*[a-f0-9]+: 66 0f 38 30 01 pmovzxbw xmm0,QWORD PTR \[rcx\]
|
x86-64-sse4_1.d | 91 [ ]*[a-f0-9]+: 66 0f 38 30 c1 pmovzxbw %xmm1,%xmm0 92 [ ]*[a-f0-9]+: 66 0f 38 30 01 pmovzxbw \(%rcx\),%xmm0 192 [ ]*[a-f0-9]+: 66 0f 38 30 c1 pmovzxbw %xmm1,%xmm0 193 [ ]*[a-f0-9]+: 66 0f 38 30 01 pmovzxbw \(%rcx\),%xmm0
|
x86-64-simd-intel.d | 101 [ ]*[a-f0-9]+: 66 0f 38 30 00 pmovzxbw xmm0,QWORD PTR \[rax\] 220 [ ]*[a-f0-9]+: 66 0f 38 30 00 pmovzxbw xmm0,QWORD PTR \[rax\]
|
/external/clang/test/CodeGen/ |
sse41-builtins.c | 113 // CHECK: call <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8> {{.*}})
|