HomeSort by relevance Sort by last modified time
    Searched full:smul (Results 1 - 25 of 108) sorted by null

1 2 3 4 5

  /external/llvm/test/Analysis/ValueTracking/
pr23011.ll 3 declare { i8, i1 } @llvm.smul.with.overflow.i8(i8, i8) nounwind readnone
9 %t = call { i8, i1 } @llvm.smul.with.overflow.i8(i8 %rem, i8 %rem)
10 ; CHECK: %t = call { i8, i1 } @llvm.smul.with.overflow.i8(i8 %rem, i8 %rem)
  /external/speex/libspeex/
_kiss_fft_guts.h 62 # define smul(a,b) ( (SAMPPROD)(a)*(b) ) macro
65 # define S_MUL(a,b) sround( smul(a,b) )
68 do{ (m).r = sround( smul((a).r,(b).r) - smul((a).i,(b).i) ); \
69 (m).i = sround( smul((a).r,(b).i) + smul((a).i,(b).r) ); }while(0)
72 do{ (m).r = PSHR32( smul((a).r,(b).r) - smul((a).i,(b).i),17 ); \
73 (m).i = PSHR32( smul((a).r,(b).i) + smul((a).i,(b).r),17 ); }while(0
    [all...]
  /external/llvm/test/CodeGen/Mips/Fast-ISel/
mul1.ll 8 declare { i32, i1 } @llvm.smul.with.overflow.i32(i32, i32)
13 %1 = call { i32, i1 } @llvm.smul.with.overflow.i32(i32 %0, i32 %b)
  /external/llvm/test/CodeGen/PowerPC/
mul-with-overflow.ll 10 declare {i32, i1} @llvm.smul.with.overflow.i32(i32 %a, i32 %b)
12 %res = call {i32, i1} @llvm.smul.with.overflow.i32(i32 %x, i32 3)
  /external/llvm/test/CodeGen/Generic/
overflow.ll 150 ;; smul
154 %smul = tail call { i8, i1 } @llvm.smul.with.overflow.i8(i8 %a, i8 %b)
155 %cmp = extractvalue { i8, i1 } %smul, 1
156 %smul.result = extractvalue { i8, i1 } %smul, 0
157 %X = select i1 %cmp, i8 %smul.result, i8 42
161 declare { i8, i1 } @llvm.smul.with.overflow.i8(i8, i8) nounwind readnone
165 %smul = tail call { i16, i1 } @llvm.smul.with.overflow.i16(i16 %a, i16 %b
    [all...]
  /external/llvm/test/CodeGen/X86/
smul-with-overflow.ll 8 %t = call {i32, i1} @llvm.smul.with.overflow.i32(i32 %v1, i32 %v2)
27 %t = call {i32, i1} @llvm.smul.with.overflow.i32(i32 %v1, i32 %v2)
45 declare {i32, i1} @llvm.smul.with.overflow.i32(i32, i32)
50 %tmp1 = call { i32, i1 } @llvm.smul.with.overflow.i32(i32 %tmp0, i32 2)
62 %tmp1 = call { i32, i1 } @llvm.smul.with.overflow.i32(i32 %tmp0, i32 4)
71 declare { i63, i1 } @llvm.smul.with.overflow.i63(i63, i63) nounwind readnone
75 %res = call { i63, i1 } @llvm.smul.with.overflow.i63(i63 4, i63 4611686018427387903)
muloti.ll 16 %0 = tail call %1 @llvm.smul.with.overflow.i128(i128 %ins14, i128 %ins)
79 declare %1 @llvm.smul.with.overflow.i128(i128, i128) nounwind readnone
xaluo.ll 301 %t = call {i8, i1} @llvm.smul.with.overflow.i8(i8 %v1, i8 %v2)
313 %t = call {i16, i1} @llvm.smul.with.overflow.i16(i16 %v1, i16 %v2)
325 %t = call {i32, i1} @llvm.smul.with.overflow.i32(i32 %v1, i32 %v2)
337 %t = call {i64, i1} @llvm.smul.with.overflow.i64(i64 %v1, i64 %v2)
490 %t = call {i32, i1} @llvm.smul.with.overflow.i32(i32 %v1, i32 %v2)
501 %t = call {i64, i1} @llvm.smul.with.overflow.i64(i64 %v1, i64 %v2)
674 %t = call {i32, i1} @llvm.smul.with.overflow.i32(i32 %v1, i32 %v2)
691 %t = call {i64, i1} @llvm.smul.with.overflow.i64(i64 %v1, i64 %v2)
749 declare {i8, i1} @llvm.smul.with.overflow.i8 (i8, i8 ) nounwind readnone
750 declare {i16, i1} @llvm.smul.with.overflow.i16(i16, i16) nounwind readnon
    [all...]
  /external/llvm/test/Transforms/GVN/
2011-07-07-MatchIntrinsicExtract.ll 68 %smul = tail call %0 @llvm.smul.with.overflow.i64(i64 %a, i64 %b)
69 %smul.0 = extractvalue %0 %smul, 0
84 declare %0 @llvm.smul.with.overflow.i64(i64, i64) nounwind readnone
  /external/llvm/test/CodeGen/SPARC/
basictest.ll 57 ; CHECK: smul %o0, %o1, %o0
64 ; CHECK: smul %o0, %o1, %o1
74 ;FIXME: the smul in the output is totally redundant and should not there.
75 ; CHECK: smul %o0, %o1, %o2
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/sparc/
splet.s 37 ! test SMUL with negative result
39 smul %g1, %g2, %g3
41 ! test SMUL with positive result
43 smul %g1, %g2, %g3
  /external/clang/test/CodeGen/
integer-overflow.c 32 // TRAPV: llvm.smul.with.overflow.i32
33 // CATCH_UB: llvm.smul.with.overflow.i32
unsigned-promotion.c 64 // CHECKS: [[T1:%.*]] = call { i32, i1 } @llvm.smul.with.overflow.i32(i32 [[T2:%.*]], i32 [[T3:%.*]])
73 // CHECKU-NOT: llvm.smul
129 // CHECKS: [[T1:%.*]] = call { i32, i1 } @llvm.smul.with.overflow.i32(i32 [[T2:%.*]], i32 [[T3:%.*]])
138 // CHECKU-NOT: llvm.smul
builtins-overflow.c 89 // CHECK: [[S:%.+]] = call { i32, i1 } @llvm.smul.with.overflow.i32(i32 %{{.+}}, i32 %{{.+}})
317 // CHECK: %{{.+}} = call { i32, i1 } @llvm.smul.with.overflow.i32(i32 %{{.+}}, i32 %{{.+}})
326 // CHECK: %{{.+}} = call { [[UL]], i1 } @llvm.smul.with.overflow.[[UL]]([[UL]] %{{.+}}, [[UL]] %{{.+}})
335 // CHECK: %{{.+}} = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %{{.+}}, i64 %{{.+}})
  /development/ndk/platforms/android-21/arch-arm/include/machine/
cpu-features.h 57 * this means variants of: smul, smulw, smla, smlaw, smlal
  /prebuilts/ndk/current/platforms/android-21/arch-arm/usr/include/machine/
cpu-features.h 57 * this means variants of: smul, smulw, smla, smlaw, smlal
  /prebuilts/ndk/current/platforms/android-23/arch-arm/usr/include/machine/
cpu-features.h 57 * this means variants of: smul, smulw, smla, smlaw, smlal
  /prebuilts/ndk/current/platforms/android-24/arch-arm/usr/include/machine/
cpu-features.h 57 * this means variants of: smul, smulw, smla, smlaw, smlal
  /system/core/libpixelflinger/codeflinger/
ARMAssemblerInterface.h 204 virtual void SMUL(int cc, int xy,
290 SMUL(cc, xyBB, Rd, Rm, Rs); }
292 SMUL(cc, xyTB, Rd, Rm, Rs); }
294 SMUL(cc, xyBT, Rd, Rm, Rs); }
296 SMUL(cc, xyTT, Rd, Rm, Rs); }
ARMAssemblerProxy.cpp 272 void ARMAssemblerProxy::SMUL(int cc, int xy, int Rd, int Rm, int Rs) {
273 mTarget->SMUL(cc, xy, Rd, Rm, Rs);
  /external/llvm/test/CodeGen/AArch64/
arm64-xaluo.ll 199 %t = call {i32, i1} @llvm.smul.with.overflow.i32(i32 %v1, i32 %v2)
213 %t = call {i64, i1} @llvm.smul.with.overflow.i64(i64 %v1, i64 %v2)
225 %t = call {i64, i1} @llvm.smul.with.overflow.i64(i64 %v1, i64 2)
369 %t = call {i32, i1} @llvm.smul.with.overflow.i32(i32 %v1, i32 %v2)
382 %t = call {i64, i1} @llvm.smul.with.overflow.i64(i64 %v1, i64 %v2)
559 %t = call {i32, i1} @llvm.smul.with.overflow.i32(i32 %v1, i32 %v2)
578 %t = call {i64, i1} @llvm.smul.with.overflow.i64(i64 %v1, i64 %v2)
595 %t = call {i64, i1} @llvm.smul.with.overflow.i64(i64 %v1, i64 2)
667 declare {i32, i1} @llvm.smul.with.overflow.i32(i32, i32) nounwind readnone
668 declare {i64, i1} @llvm.smul.with.overflow.i64(i64, i64) nounwind readnon
    [all...]
  /external/llvm/test/Transforms/ConstProp/
overflow-ops.ll 10 declare {i8, i1} @llvm.smul.with.overflow.i8(i8, i8)
196 ;; smul
202 %t = call {i8, i1} @llvm.smul.with.overflow.i8(i8 -20, i8 -10)
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/
arch7em.s 110 smul: label
  /external/llvm/test/MC/Sparc/
sparc-alu-instructions.s 41 ! CHECK: smul %g1, %g2, %g3 ! encoding: [0x86,0x58,0x40,0x02]
42 smul %g1, %g2, %g3
  /external/llvm/test/Transforms/InstCombine/
intrinsics.ll 13 declare %ov.result.32 @llvm.smul.with.overflow.i32(i32, i32) nounwind readnone
155 %x = call %ov.result.32 @llvm.smul.with.overflow.i32(i32 %A, i32 %B)
166 %x = call %ov.result.32 @llvm.smul.with.overflow.i32(i32 %A, i32 %B)
177 %x = call %ov.result.32 @llvm.smul.with.overflow.i32(i32 %A, i32 %B)
180 ; CHECK: %x = call %ov.result.32 @llvm.smul.with.overflow.i32(i32 %A, i32 %B)
401 %t = call %ov.result.32 @llvm.smul.with.overflow.i32(i32 %rem, i32 %rem)
413 %t = call %ov.result.32 @llvm.smul.with.overflow.i32(i32 %rem, i32 %rem)

Completed in 1119 milliseconds

1 2 3 4 5