HomeSort by relevance Sort by last modified time
    Searched full:uqrshrn2 (Results 1 - 25 of 27) sorted by null

1 2

  /external/clang/test/CodeGen/
arm64_neon_high_half.c 382 // CHECK: uqrshrn2.16b
387 // CHECK: uqrshrn2.8h
392 // CHECK: uqrshrn2.4s
aarch64-neon-intrinsics.c     [all...]
  /frameworks/rs/cpu_ref/
rsCpuIntrinsics_advsimd_Blend.S 300 uqrshrn2 v0.16b, v12.8h, #8
302 uqrshrn2 v1.16b, v13.8h, #8
304 uqrshrn2 v2.16b, v14.8h, #8
347 uqrshrn2 v0.16b, v12.8h, #8
349 uqrshrn2 v1.16b, v13.8h, #8
351 uqrshrn2 v2.16b, v14.8h, #8
rsCpuIntrinsics_advsimd_3DLUT.S 94 uqrshrn2 \dst, v14.8h, #8
96 uqrshrn2 \dst, v14.8h, #8
rsCpuIntrinsics_advsimd_Blur.S 230 uqrshrn2 v10.8h, v13.4s, #16 - FRACTION_BITS
233 uqrshrn2 v11.8h, v15.4s, #16 - FRACTION_BITS
330 uqrshrn2 v14.8h, v15.4s, #16
462 uqrshrn2 v14.8h, v15.4s, #16
660 uqrshrn2 v14.8h, v15.4s, #16
716 uqrshrn2 v14.8h, v15.4s, #16
800 uqrshrn2 v14.8h, v15.4s, #1
    [all...]
  /external/llvm/test/MC/AArch64/
neon-simd-shift.s 388 uqrshrn2 v0.16b, v1.8h, #3
389 uqrshrn2 v0.8h, v1.4s, #3
390 uqrshrn2 v0.4s, v1.2d, #3
395 // CHECK: uqrshrn2 v0.16b, v1.8h, #3 // encoding: [0x20,0x9c,0x0d,0x6f]
396 // CHECK: uqrshrn2 v0.8h, v1.4s, #3 // encoding: [0x20,0x9c,0x1d,0x6f]
397 // CHECK: uqrshrn2 v0.4s, v1.2d, #3 // encoding: [0x20,0x9c,0x3d,0x6f]
arm64-advsimd.s     [all...]
neon-diagnostics.s     [all...]
  /external/llvm/test/CodeGen/AArch64/
arm64-neon-simd-shift.ll 533 ; CHECK: uqrshrn2 {{v[0-9]+}}.16b, {{v[0-9]+}}.8h, #3
544 ; CHECK: uqrshrn2 {{v[0-9]+}}.8h, {{v[0-9]+}}.4s, #9
555 ; CHECK: uqrshrn2 {{v[0-9]+}}.4s, {{v[0-9]+}}.2d, #19
arm64-vshift.ll     [all...]
  /external/llvm/test/MC/Disassembler/AArch64/
arm64-advsimd.txt     [all...]
neon-instructions.txt     [all...]
  /external/valgrind/none/tests/arm64/
fp_and_simd.c     [all...]
  /external/vixl/doc/
supported-instructions.md     [all...]
  /external/vixl/src/vixl/a64/
macro-assembler-a64.h     [all...]
simulator-a64.h     [all...]
disasm-a64.cc     [all...]
assembler-a64.h     [all...]
logic-a64.cc 2681 LogicVRegister Simulator::uqrshrn2(VectorFormat vform, function in class:vixl::Simulator
    [all...]
simulator-a64.cc     [all...]
  /external/vixl/test/
test-simulator-traces-a64.h     [all...]
test-disasm-a64.cc     [all...]
  /toolchain/binutils/binutils-2.25/opcodes/
aarch64-dis-2.c     [all...]
aarch64-tbl.h     [all...]
  /prebuilts/gcc/darwin-x86/aarch64/aarch64-linux-android-4.9/lib/gcc/aarch64-linux-android/4.9/include/
arm_neon.h     [all...]

Completed in 1753 milliseconds

1 2