Home | History | Annotate | Download | only in SelectionDAG

Lines Matching full:bitwidth

402 BitWidth) {
410   if (BitWidth > LOI->KnownZero.getBitWidth()) {
412     LOI->KnownZero = LOI->KnownZero.zextOrTrunc(BitWidth);
413     LOI->KnownOne = LOI->KnownOne.zextOrTrunc(BitWidth);
435   unsigned BitWidth = IntVT.getSizeInBits();
446     APInt Zero(BitWidth, 0);
453     APInt Val = CI->getValue().zextOrTrunc(BitWidth);
465     const LiveOutInfo *SrcLOI = GetLiveOutRegInfo(SrcReg, BitWidth);
473   assert(DestLOI.KnownZero.getBitWidth() == BitWidth &&
474          DestLOI.KnownOne.getBitWidth() == BitWidth &&
481       APInt Zero(BitWidth, 0);
488       APInt Val = CI->getValue().zextOrTrunc(BitWidth);
502     const LiveOutInfo *SrcLOI = GetLiveOutRegInfo(SrcReg, BitWidth);