Home | History | Annotate | Download | only in AMDGPU

Lines Matching defs:Lowering

224   const SITargetLowering& Lowering =
229   SDValue M0 = Lowering.copyToM0(*CurDAG, CurDAG->getEntryNode(), SDLoc(N),
458     const SITargetLowering& Lowering =
460     Lowering.legalizeTargetIndependentNode(N, *CurDAG);
886     const SITargetLowering& Lowering =
889     SRsrc = SDValue(Lowering.wrapAddr64Rsrc(*CurDAG, DL, Ptr), 0);
956     const SITargetLowering& Lowering =
959     SRsrc = SDValue(Lowering.buildRSRC(*CurDAG, DL, Ptr, 0, Rsrc), 0);
1500   // lowering.
1510     // Skip over the AssertZext inserted during lowering.
1551   const AMDGPUTargetLowering& Lowering =
1562       SDNode *ResNode = Lowering.PostISelFolding(MachineNode, *CurDAG);