Home | History | Annotate | Download | only in ARM

Lines Matching refs:getDeadRegState

409   MIB.addReg(D0, RegState::Define | getDeadRegState(DstIsDead));
411 MIB.addReg(D1, RegState::Define | getDeadRegState(DstIsDead));
413 MIB.addReg(D2, RegState::Define | getDeadRegState(DstIsDead));
415 MIB.addReg(D3, RegState::Define | getDeadRegState(DstIsDead));
446 MIB.addReg(DstReg, RegState::ImplicitDefine | getDeadRegState(DstIsDead));
542 MIB.addReg(D0, RegState::Define | getDeadRegState(DstIsDead));
544 MIB.addReg(D1, RegState::Define | getDeadRegState(DstIsDead));
546 MIB.addReg(D2, RegState::Define | getDeadRegState(DstIsDead));
548 MIB.addReg(D3, RegState::Define | getDeadRegState(DstIsDead));
590 MIB.addReg(DstReg, RegState::ImplicitDefine | getDeadRegState(DstIsDead));
685 .addReg(DstReg, RegState::Define | getDeadRegState(DstIsDead))
715 .addReg(DstReg, RegState::Define | getDeadRegState(DstIsDead))
1257 .addReg(DstReg, RegState::Define | getDeadRegState(DstIsDead))
1307 .addReg(DstReg, RegState::Define | getDeadRegState(DstIsDead))
1348 .addReg(DstReg, RegState::Define | getDeadRegState(DstIsDead))
1399 MIB.addReg(D0, RegState::Define | getDeadRegState(DstIsDead))
1400 .addReg(D1, RegState::Define | getDeadRegState(DstIsDead));
1403 MIB.addReg(DstReg, RegState::ImplicitDefine | getDeadRegState(DstIsDead));