Lines Matching refs:MI1
2932 bool HexagonInstrInfo::addLatencyToSchedule(const MachineInstr *MI1,2934 if (isV60VectorInstruction(MI1) && isV60VectorInstruction(MI2))2935 if (!isVecUsableNextPacket(MI1, MI2))
