Home | History | Annotate | Download | only in TableGen

Lines Matching refs:RUs

884     SparseBitVector<> RUs = Reg.getNativeRegUnits();
886 std::prev(I)->getNativeRegUnits().count() == RUs.count())
887 ScaleB = *RUs.begin() - *std::prev(I)->getNativeRegUnits().begin();
889 std::next(I)->getNativeRegUnits().count() == RUs.count())
890 ScaleA = *std::next(I)->getNativeRegUnits().begin() - *RUs.begin();
896 DiffSeqs.add(diffEncode(RegUnitLists[i], Scale * Reg.EnumValue, RUs));