Home | History | Annotate | Download | only in aarch64

Lines Matching refs:VIXL_ASSERT

49     VIXL_ASSERT(!IsLinked());
93 VIXL_ASSERT(!IsBound());
100 VIXL_ASSERT(!IsBound());
197 VIXL_ASSERT((size_ == kXRegSizeInBytes) || (size_ == kWRegSizeInBytes) ||
204 VIXL_ASSERT(size_ == kQRegSizeInBytes);
212 VIXL_ASSERT(size_ == kQRegSizeInBytes);
220 VIXL_ASSERT(size_ == kXRegSizeInBytes);
221 VIXL_ASSERT(high64_ == 0);
229 VIXL_ASSERT(size_ == kWRegSizeInBytes);
230 VIXL_ASSERT(high64_ == 0);
231 VIXL_ASSERT(IsUint32(low64_) || IsInt32(low64_));
244 VIXL_ASSERT(IsPlaced());
251 VIXL_ASSERT(offset >= 0);
252 VIXL_ASSERT(IsWordAligned(offset));
253 VIXL_ASSERT(!IsPlaced());
261 VIXL_ASSERT(IsUsed());
267 VIXL_ASSERT(offset >= 0);
268 VIXL_ASSERT(IsWordAligned(offset));
269 VIXL_ASSERT(!IsPlaced());
319 VIXL_ASSERT(sizeof(new_value) == size_);
322 VIXL_ASSERT(code_buffer != NULL);
328 VIXL_ASSERT(sizeof(low64) == size_ / 2);
332 VIXL_ASSERT(code_buffer != NULL);
342 VIXL_ASSERT(IsPlaced());
354 VIXL_ASSERT(GetSize() == kQRegSizeInBytes);
455 VIXL_ASSERT(label->IsBound());
472 VIXL_ASSERT((0 <= offset) &&
707 VIXL_ASSERT(width >= 1);
708 VIXL_ASSERT(lsb + width <= static_cast<unsigned>(rn.GetSizeInBits()));
720 VIXL_ASSERT(width >= 1);
721 VIXL_ASSERT(lsb + width <= static_cast<unsigned>(rn.GetSizeInBits()));
728 VIXL_ASSERT(shift < static_cast<unsigned>(rd.GetSizeInBits()));
737 VIXL_ASSERT(width >= 1);
738 VIXL_ASSERT(lsb + width <= static_cast<unsigned>(rn.GetSizeInBits()));
750 VIXL_ASSERT(width >= 1);
751 VIXL_ASSERT(lsb + width <= static_cast<unsigned>(rn.GetSizeInBits()));
768 VIXL_ASSERT(shift < reg_size);
774 VIXL_ASSERT(shift < static_cast<unsigned>(rd.GetSizeInBits()));
783 VIXL_ASSERT(width >= 1);
784 VIXL_ASSERT(lsb + width <= static_cast<unsigned>(rn.GetSizeInBits()));
796 VIXL_ASSERT(width >= 1);
797 VIXL_ASSERT(lsb + width <= static_cast<unsigned>(rn.GetSizeInBits()));
2565 VIXL_ASSERT(AllowAssembler());
2573 VIXL_ASSERT(string != NULL);
2574 VIXL_ASSERT(AllowAssembler());
2584 VIXL_ASSERT(rd.GetCode() != kSPRegInternalCode);
2589 VIXL_ASSERT(rn.GetCode() != kSPRegInternalCode);
2594 VIXL_ASSERT(rm.GetCode() != kSPRegInternalCode);
2599 VIXL_ASSERT(rm.GetCode() != kSPRegInternalCode);
2600 VIXL_ASSERT(!rm.IsZero());
2605 VIXL_ASSERT(ra.GetCode() != kSPRegInternalCode);
2610 VIXL_ASSERT(rt.GetCode() != kSPRegInternalCode);
2615 VIXL_ASSERT(rt2.GetCode() != kSPRegInternalCode);
2620 VIXL_ASSERT(rs.GetCode() != kSPRegInternalCode);
2627 VIXL_ASSERT(!rd.IsZero());
2632 VIXL_ASSERT(!rn.IsZero());
2651 VIXL_ASSERT(IsInt21(imm21));
2660 VIXL_ASSERT(IsInt26(imm26));
2665 VIXL_ASSERT(IsInt19(imm19));
2670 VIXL_ASSERT(IsInt19(imm19));
2675 VIXL_ASSERT(IsInt14(imm14));
2680 VIXL_ASSERT(IsUint6(bit_pos));
2695 VIXL_ASSERT(IsImmAddSub(imm));
2705 VIXL_ASSERT(((reg_size == kXRegSize) && IsUint6(imms)) ||
2712 VIXL_ASSERT(((reg_size == kXRegSize) && IsUint6(immr)) ||
2715 VIXL_ASSERT(IsUint6(immr));
2720 VIXL_ASSERT((reg_size == kWRegSize) || (reg_size == kXRegSize));
2721 VIXL_ASSERT(IsUint6(imms));
2722 VIXL_ASSERT((reg_size == kXRegSize) || IsUint6(imms + 3));
2728 VIXL_ASSERT((reg_size == kWRegSize) || (reg_size == kXRegSize));
2729 VIXL_ASSERT(((reg_size == kXRegSize) && IsUint6(immr)) ||
2736 VIXL_ASSERT(IsInt19(imm19));
2741 VIXL_ASSERT((reg_size == kWRegSize) || (reg_size == kXRegSize));
2742 VIXL_ASSERT((reg_size == kXRegSize) || (bitn == 0));
2748 VIXL_ASSERT(shift == LSL || shift == LSR || shift == ASR || shift == ROR);
2753 VIXL_ASSERT(IsUint6(amount));
2760 VIXL_ASSERT(left_shift <= 4);
2765 VIXL_ASSERT(IsUint5(imm));
2775 VIXL_ASSERT(IsUint12(imm12));
2780 VIXL_ASSERT(IsInt9(imm9));
2785 VIXL_ASSERT(IsMultiple(imm7, 1 << access_size));
2787 VIXL_ASSERT(IsInt7(scaled_imm7));
2792 VIXL_ASSERT(IsUint1(shift_amount));
2797 VIXL_ASSERT(IsUint5(imm5));
2802 VIXL_ASSERT(IsUint16(imm16));
2807 VIXL_ASSERT(IsUint15(imm15));
2812 VIXL_ASSERT(IsUint7(imm7));
2817 VIXL_ASSERT(IsUint4(imm4));
2822 VIXL_ASSERT(IsUint4(imm4));
2827 VIXL_ASSERT(IsUint14(imm14));
2832 VIXL_ASSERT(IsUint3(imm3));
2837 VIXL_ASSERT(IsUint3(imm3));
2842 VIXL_ASSERT(IsUint2(imm2));
2847 VIXL_ASSERT(IsUint2(imm2));
2853 VIXL_ASSERT(IsUint16(imm));
2858 VIXL_ASSERT(IsUint2(shift));
2870 VIXL_ASSERT(IsUint6(scale));
2904 VIXL_ASSERT(vd.Is128Bits());
2925 VIXL_ASSERT
2931 VIXL_ASSERT(vd.Is64Bits() || vd.Is128Bits());
2936 VIXL_ASSERT((vd.GetLanes() == 4) && vd.Is128Bits());
2956 VIXL_ASSERT(vd.Is128Bits());
2974 VIXL_ASSERT(vd.GetLanes() == 1);
2992 VIXL_ASSERT(IsUint3(index));
2997 VIXL_ASSERT(IsUint2(index));
3002 VIXL_ASSERT(IsUint1(index) && (num_bits == 1));
3011 VIXL_ASSERT(IsUint4(imm4));
3016 VIXL_ASSERT(IsUint4(index));
3023 VIXL_ASSERT(IsUint4(index));
3030 VIXL_ASSERT(IsUint8(imm8));
3038 VIXL_ASSERT(IsUint4(cmode));
3043 VIXL_ASSERT(IsUint1(op));
3049 VIXL_ASSERT(label->IsBound());
3339 VIXL_ASSERT(AllowAssembler());