Home | History | Annotate | Download | only in aarch64

Lines Matching refs:fmulx

4411 LogicVRegister Simulator::fmulx(VectorFormat vform,
4420     fmulx<float>(vform, dst, src1, index_reg);
4425     fmulx<double>(vform, dst, src1, index_reg);