HomeSort by relevance Sort by last modified time
    Searched defs:TRC (Results 1 - 15 of 15) sorted by null

  /external/swiftshader/third_party/LLVM/lib/Target/PTX/
PTXMFInfoExtract.cpp 58 const TargetRegisterClass *TRC = MRI.getRegClass(Reg);
59 MFI->addVirtualRegister(TRC, Reg);
PTXISelLowering.cpp 239 TargetRegisterClass* TRC = getRegClassFor(RegVT);
244 unsigned Reg = MF.getRegInfo().createVirtualRegister(TRC);
300 TargetRegisterClass* TRC = 0;
304 TRC = PTX::RegPredRegisterClass;
307 TRC = PTX::RegI16RegisterClass;
310 TRC = PTX::RegI32RegisterClass;
313 TRC = PTX::RegI64RegisterClass;
316 TRC = PTX::RegF32RegisterClass;
319 TRC = PTX::RegF64RegisterClass;
325 unsigned Reg = MF.getRegInfo().createVirtualRegister(TRC);
    [all...]
PTXAsmPrinter.cpp 57 const TargetRegisterClass *TRC = MRI.getRegClass(RegNo);
60 if (PTX::cls ## RegisterClass == TRC) return # clsstr;
  /external/llvm/lib/Target/WebAssembly/
WebAssemblyAsmPrinter.cpp 97 const TargetRegisterClass *TRC = MRI->getRegClass(RegNo);
99 if (TRC->hasType(T))
  /external/llvm/lib/CodeGen/
MachineRegisterInfo.cpp 430 const TargetRegisterClass &TRC = *getRegClass(Reg);
431 return TRC.getLaneMask();
RegAllocPBQP.cpp 576 const TargetRegisterClass *TRC = MRI.getRegClass(VReg);
585 ArrayRef<MCPhysReg> RawPRegOrder = TRC->getRawAllocationOrder(MF);
  /external/llvm/lib/Target/ARM/
A15SDOptimizer.cpp 77 unsigned Lane, const TargetRegisterClass *TRC);
100 bool usesRegClass(MachineOperand &MO, const TargetRegisterClass *TRC);
136 const TargetRegisterClass *TRC) {
142 return MRI->getRegClass(Reg)->hasSuperClassEq(TRC);
144 return TRC->contains(Reg);
278 const TargetRegisterClass *TRC =
280 if (TRC->hasSuperClassEq(MRI->getRegClass(FullReg))) {
447 const TargetRegisterClass *TRC) {
448 unsigned Out = MRI->createVirtualRegister(TRC);
ARMISelLowering.cpp     [all...]
  /external/llvm/lib/Target/X86/
X86ISelDAGToDAG.cpp     [all...]
X86ISelLowering.cpp     [all...]
  /external/swiftshader/third_party/LLVM/lib/Target/ARM/
ARMLoadStoreOptimizer.cpp     [all...]
ARMISelLowering.cpp     [all...]
  /external/swiftshader/third_party/LLVM/lib/Target/X86/
X86ISelDAGToDAG.cpp     [all...]
  /external/llvm/lib/Target/PowerPC/
PPCISelDAGToDAG.cpp 202 const TargetRegisterClass *TRC = TRI->getPointerRegClass(*MF, /*Kind=*/1);
204 SDValue RC = CurDAG->getTargetConstant(TRC->getID(), dl, MVT::i32);
    [all...]
  /external/llvm/lib/Target/Hexagon/
HexagonInstrInfo.cpp     [all...]

Completed in 340 milliseconds