HomeSort by relevance Sort by last modified time
    Searched defs:arm (Results 1 - 25 of 102) sorted by null

1 2 3 4 5

  /prebuilts/go/darwin-x86/src/cmd/compile/internal/arm/
galign.go 5 package arm package
10 "cmd/internal/obj/arm"
14 gc.Thearch.LinkArch = &arm.Linkarm
15 gc.Thearch.REGSP = arm.REGSP
ggen.go 5 package arm package
10 "cmd/internal/obj/arm"
65 p = gc.Appendpp(p, arm.AMOVW, obj.TYPE_CONST, 0, 0, obj.TYPE_REG, arm.REG_R0, 0)
71 p = gc.Appendpp(p, arm.AMOVW, obj.TYPE_REG, arm.REG_R0, 0, obj.TYPE_MEM, arm.REGSP, 4+frame+lo+i)
74 p = gc.Appendpp(p, arm.AADD, obj.TYPE_CONST, 0, 4+frame+lo, obj.TYPE_REG, arm.REG_R1, 0)
75 p.Reg = arm.REGS
    [all...]
prog.go 5 package arm package
10 "cmd/internal/obj/arm"
24 var progtable = [arm.ALAST & obj.AMask]gc.ProgInfo{
40 arm.AADC & obj.AMask: {Flags: gc.SizeL | gc.LeftRead | gc.RegRead | gc.RightWrite},
41 arm.AADD & obj.AMask: {Flags: gc.SizeL | gc.LeftRead | gc.RegRead | gc.RightWrite},
42 arm.AAND & obj.AMask: {Flags: gc.SizeL | gc.LeftRead | gc.RegRead | gc.RightWrite},
43 arm.ABIC & obj.AMask: {Flags: gc.SizeL | gc.LeftRead | gc.RegRead | gc.RightWrite},
44 arm.ACMN & obj.AMask: {Flags: gc.SizeL | gc.LeftRead | gc.RightRead},
45 arm.ACMP & obj.AMask: {Flags: gc.SizeL | gc.LeftRead | gc.RightRead},
46 arm.ADIVU & obj.AMask: {Flags: gc.SizeL | gc.LeftRead | gc.RegRead | gc.RightWrite}
    [all...]
  /prebuilts/go/darwin-x86/src/cmd/internal/obj/arm/
anames.go 1 // Generated by stringer -i a.out.go -o anames.go -p arm
4 package arm package
anames5.go 5 package arm package
list5.go 31 package arm package
  /prebuilts/go/linux-x86/src/cmd/compile/internal/arm/
galign.go 5 package arm package
10 "cmd/internal/obj/arm"
14 gc.Thearch.LinkArch = &arm.Linkarm
15 gc.Thearch.REGSP = arm.REGSP
ggen.go 5 package arm package
10 "cmd/internal/obj/arm"
65 p = gc.Appendpp(p, arm.AMOVW, obj.TYPE_CONST, 0, 0, obj.TYPE_REG, arm.REG_R0, 0)
71 p = gc.Appendpp(p, arm.AMOVW, obj.TYPE_REG, arm.REG_R0, 0, obj.TYPE_MEM, arm.REGSP, 4+frame+lo+i)
74 p = gc.Appendpp(p, arm.AADD, obj.TYPE_CONST, 0, 4+frame+lo, obj.TYPE_REG, arm.REG_R1, 0)
75 p.Reg = arm.REGS
    [all...]
prog.go 5 package arm package
10 "cmd/internal/obj/arm"
24 var progtable = [arm.ALAST & obj.AMask]gc.ProgInfo{
40 arm.AADC & obj.AMask: {Flags: gc.SizeL | gc.LeftRead | gc.RegRead | gc.RightWrite},
41 arm.AADD & obj.AMask: {Flags: gc.SizeL | gc.LeftRead | gc.RegRead | gc.RightWrite},
42 arm.AAND & obj.AMask: {Flags: gc.SizeL | gc.LeftRead | gc.RegRead | gc.RightWrite},
43 arm.ABIC & obj.AMask: {Flags: gc.SizeL | gc.LeftRead | gc.RegRead | gc.RightWrite},
44 arm.ACMN & obj.AMask: {Flags: gc.SizeL | gc.LeftRead | gc.RightRead},
45 arm.ACMP & obj.AMask: {Flags: gc.SizeL | gc.LeftRead | gc.RightRead},
46 arm.ADIVU & obj.AMask: {Flags: gc.SizeL | gc.LeftRead | gc.RegRead | gc.RightWrite}
    [all...]
  /prebuilts/go/linux-x86/src/cmd/internal/obj/arm/
anames.go 1 // Generated by stringer -i a.out.go -o anames.go -p arm
4 package arm package
anames5.go 5 package arm package
list5.go 31 package arm package
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/arm/
udf-bad.s 3 arm: .arm label
udf.s 3 arm: .arm label
  /toolchain/binutils/binutils-2.25/ld/testsuite/ld-arm/
abs-call-1.s 5 arm: bl 0x100000 label
ifunc-3.s 42 .globl arm
43 arm: label
49 .size arm,.-arm
ifunc-7.s 35 .globl arm
36 arm: label
42 .size arm,.-arm
ifunc-4.s 13 define aa\name,.arm
14 define at\name,.arm
15 define ab\name,.arm
67 .globl arm
68 .type arm,%function
69 .arm
70 arm: label
76 .size arm,.-arm
ifunc-8.s 13 define aa\name,.arm
14 define at\name,.arm
15 define ab\name,.arm
60 .globl arm
61 .type arm,%function
62 .arm
63 arm: label
69 .size arm,.-arm
arm-call2.s 3 .global arm
7 .type arm, %function
8 arm: label
  /art/runtime/arch/arm/
registers_arm.cc 22 namespace arm { namespace in namespace:art
46 } // namespace arm
  /prebuilts/go/darwin-x86/src/cmd/link/internal/arm/
obj.go 31 package arm package
92 case obj.Hlinux, /* arm elf */
  /prebuilts/go/linux-x86/src/cmd/link/internal/arm/
obj.go 31 package arm package
92 case obj.Hlinux, /* arm elf */
  /art/compiler/optimizing/
dex_cache_array_fixups_arm.h 27 namespace arm { namespace in namespace:art
43 } // namespace arm
  /art/compiler/utils/arm/
assembler_arm.cc 28 namespace arm { namespace in namespace:art
98 case arm::Shift::ROR:
102 case arm::Shift::RRX:
103 shift_type = static_cast<uint32_t>(arm::Shift::ROR); // Same encoding as ROR.
127 LOG(FATAL) << "Invalid shifter operand for ARM";
198 // Convert ARM PU0W to PUW
199 // The Mode is in ARM encoding format which is:
215 // If P is 0 then W must be 1 (Different from ARM).
248 // This is very like the ARM encoding except the offset is 10 bits.
253 // If P is 0 then W must be 1 (Different from ARM)
    [all...]

Completed in 4185 milliseconds

1 2 3 4 5