HomeSort by relevance Sort by last modified time
    Searched refs:NextOp (Results 1 - 4 of 4) sorted by null

  /external/swiftshader/third_party/LLVM/lib/Target/ARM/
MLxExpansionPass.cpp 217 unsigned NextOp = HasLane ? 5 : 4;
218 ARMCC::CondCodes Pred = (ARMCC::CondCodes)MI->getOperand(NextOp).getImm();
219 unsigned PredReg = MI->getOperand(++NextOp).getReg();
  /external/llvm/lib/Target/ARM/
MLxExpansionPass.cpp 283 unsigned NextOp = HasLane ? 5 : 4;
284 ARMCC::CondCodes Pred = (ARMCC::CondCodes)MI->getOperand(NextOp).getImm();
285 unsigned PredReg = MI->getOperand(++NextOp).getReg();
  /external/swiftshader/third_party/LLVM/lib/CodeGen/
MachineInstr.cpp 88 MachineOperand *NextOp = Contents.Reg.Next;
89 *Contents.Reg.Prev = NextOp;
90 if (NextOp) {
91 assert(NextOp->getReg() == getReg() && "Corrupt reg use/def chain!");
92 NextOp->Contents.Reg.Prev = Contents.Reg.Prev;
    [all...]
  /prebuilts/tools/common/intellij-core/171.2455.10/
intellij-core.jar 

Completed in 65 milliseconds