HomeSort by relevance Sort by last modified time
    Searched refs:ShAmt (Results 1 - 25 of 48) sorted by null

1 2

  /external/llvm/lib/Transforms/InstCombine/
InstCombineShifts.cpp 381 Constant *ShAmt = ConstantExpr::getZExt(COp1, TrOp->getType());
383 Value *NSh = Builder->CreateBinOp(I.getOpcode(), TrOp, ShAmt,I.getName());
709 unsigned ShAmt = Op1C->getZExtValue();
714 APInt::getHighBitsSet(Op1C->getBitWidth(), ShAmt), 0,
722 ComputeNumSignBits(I.getOperand(0), 0, &I) > ShAmt) {
752 unsigned ShAmt = Op1C->getZExtValue();
762 isPowerOf2_32(BitWidth) && Log2_32(BitWidth) == ShAmt) {
772 MaskedValueIsZero(Op0, APInt::getLowBitsSet(Op1C->getBitWidth(), ShAmt),
796 unsigned ShAmt = Op1C->getZExtValue();
    [all...]
InstCombineCompares.cpp     [all...]
InstCombineCasts.cpp 642 uint32_t ShAmt = KnownZeroMask.logBase2();
644 if (ShAmt) {
647 In = Builder->CreateLShr(In, ConstantInt::get(In->getType(), ShAmt),
    [all...]
  /external/swiftshader/third_party/LLVM/lib/Transforms/InstCombine/
InstCombineShifts.cpp 369 Constant *ShAmt = ConstantExpr::getZExt(Op1, TrOp->getType());
371 Value *NSh = Builder->CreateBinOp(I.getOpcode(), TrOp, ShAmt,I.getName());
639 unsigned ShAmt = Op1C->getZExtValue();
644 APInt::getHighBitsSet(Op1C->getBitWidth(), ShAmt))) {
651 ComputeNumSignBits(I.getOperand(0)) > ShAmt) {
678 unsigned ShAmt = Op1C->getZExtValue();
688 isPowerOf2_32(BitWidth) && Log2_32(BitWidth) == ShAmt) {
698 MaskedValueIsZero(Op0,APInt::getLowBitsSet(Op1C->getBitWidth(),ShAmt))){
718 unsigned ShAmt = Op1C->getZExtValue();
744 MaskedValueIsZero(Op0,APInt::getLowBitsSet(Op1C->getBitWidth(),ShAmt))){
    [all...]
InstCombineCasts.cpp     [all...]
InstCombineCompares.cpp     [all...]
InstCombineAddSub.cpp 135 Constant *ShAmt = ConstantInt::get(I.getType(), ExtendAmt);
136 Value *NewShl = Builder->CreateShl(XorLHS, ShAmt, "sext");
137 return BinaryOperator::CreateAShr(NewShl, ShAmt);
  /external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
TargetLowering.cpp     [all...]
DAGCombiner.cpp     [all...]
  /external/llvm/lib/CodeGen/SelectionDAG/
TargetLowering.cpp 661 unsigned ShAmt = SA->getZExtValue();
665 if (ShAmt >= BitWidth)
668 // If this is ((X >>u C1) << ShAmt), see if we can simplify this into a
673 if (ShAmt && (NewMask & APInt::getLowBitsSet(BitWidth, ShAmt)) == 0) {
676 int Diff = ShAmt-C1;
690 if (SimplifyDemandedBits(InOp, NewMask.lshr(ShAmt),
700 if (ShAmt < InnerBits && NewMask.lshr(InnerBits) == 0 &&
703 if (!APInt(BitWidth, ShAmt).isIntN(ShTy.getSizeInBits()))
707 TLO.DAG.getConstant(ShAmt, dl, ShTy))
    [all...]
LegalizeVectorOps.cpp 577 SDValue Lo, Hi, ShAmt;
580 ShAmt = DAG.getConstant(
582 Lo = DAG.getNode(ISD::SRL, dl, WideVT, LoadVals[WideIdx], ShAmt);
591 ShAmt = DAG.getConstant(
594 Hi = DAG.getNode(ISD::SHL, dl, WideVT, LoadVals[WideIdx], ShAmt);
611 ShAmt =
614 Lo = DAG.getNode(ISD::SHL, dl, WideVT, Lo, ShAmt);
615 Lo = DAG.getNode(ISD::SRA, dl, WideVT, Lo, ShAmt);
    [all...]
  /external/swiftshader/third_party/LLVM/lib/Target/ARM/
ARMISelDAGToDAG.cpp 97 ARM_AM::ShiftOpc ShOpcVal, unsigned ShAmt);
381 unsigned ShAmt) {
387 return ShOpcVal == ARM_AM::lsl && ShAmt == 2;
506 unsigned ShAmt = Log2_32(RHSC);
508 Opc = CurDAG->getTargetConstant(ARM_AM::getAM2Opc(AddSub, ShAmt,
534 unsigned ShAmt = 0;
544 ShAmt = Sh->getZExtValue();
545 if (isShifterOpProfitable(Offset, ShOpcVal, ShAmt))
548 ShAmt = 0;
565 ShAmt = Sh->getZExtValue()
    [all...]
  /external/swiftshader/third_party/LLVM/lib/Transforms/Scalar/
ScalarReplAggregates.cpp 736 int ShAmt = 0;
741 ShAmt = TD.getTypeStoreSizeInBits(NTy) -
744 ShAmt = Offset;
750 if (ShAmt > 0 && (unsigned)ShAmt < NTy->getBitWidth())
752 ConstantInt::get(FromVal->getType(), ShAmt));
753 else if (ShAmt < 0 && (unsigned)-ShAmt < NTy->getBitWidth())
755 ConstantInt::get(FromVal->getType(), -ShAmt));
    [all...]
  /external/llvm/lib/Target/ARM/
ARMISelDAGToDAG.cpp 89 ARM_AM::ShiftOpc ShOpcVal, unsigned ShAmt);
465 unsigned ShAmt) {
472 (ShAmt == 2 || (Subtarget->isSwift() && ShAmt == 1));
666 unsigned ShAmt = Log2_32(RHSC);
668 Opc = CurDAG->getTargetConstant(ARM_AM::getAM2Opc(AddSub, ShAmt,
694 unsigned ShAmt = 0;
704 ShAmt = Sh->getZExtValue();
705 if (isShifterOpProfitable(Offset, ShOpcVal, ShAmt))
708 ShAmt = 0
    [all...]
  /external/llvm/lib/IR/
ConstantFold.cpp 271 unsigned ShAmt = Amt->getZExtValue();
273 if ((ShAmt & 7) != 0)
275 ShAmt >>= 3;
278 if (ByteStart >= CSize-ShAmt)
282 if (ByteStart+ByteSize+ShAmt <= CSize)
283 return ExtractConstantBytes(CE->getOperand(0), ByteStart+ShAmt, ByteSize);
293 unsigned ShAmt = Amt->getZExtValue();
295 if ((ShAmt & 7) != 0)
297 ShAmt >>= 3;
300 if (ByteStart+ByteSize <= ShAmt)
    [all...]
  /external/clang/lib/Lex/
PPExpressions.cpp 673 unsigned ShAmt = static_cast<unsigned>(RHS.Val.getLimitedValue());
674 if (ShAmt >= LHS.getBitWidth()) {
676 ShAmt = LHS.getBitWidth()-1;
678 Res = LHS.Val >> ShAmt;
  /external/llvm/lib/Support/
APInt.cpp     [all...]
  /external/llvm/lib/Target/NVPTX/
NVPTXISelLowering.cpp     [all...]
  /external/swiftshader/third_party/LLVM/lib/Target/ARM/InstPrinter/
ARMInstPrinter.cpp 947 unsigned ShAmt = MO3.getImm();
948 if (ShAmt) {
949 assert(ShAmt <= 3 && "Not a valid Thumb2 addressing mode!");
950 O << ", lsl #" << ShAmt;
  /external/swiftshader/third_party/LLVM/lib/VMCore/
ConstantFold.cpp 253 unsigned ShAmt = Amt->getZExtValue();
255 if ((ShAmt & 7) != 0)
257 ShAmt >>= 3;
260 if (ByteStart >= CSize-ShAmt)
264 if (ByteStart+ByteSize+ShAmt <= CSize)
265 return ExtractConstantBytes(CE->getOperand(0), ByteStart+ShAmt, ByteSize);
275 unsigned ShAmt = Amt->getZExtValue();
277 if ((ShAmt & 7) != 0)
279 ShAmt >>= 3;
282 if (ByteStart+ByteSize <= ShAmt)
    [all...]
  /external/llvm/lib/Target/Lanai/
LanaiISelLowering.cpp     [all...]
  /external/swiftshader/third_party/LLVM/lib/Target/X86/
X86InstrInfo.cpp     [all...]
  /external/llvm/lib/Transforms/Scalar/
SROA.cpp     [all...]
  /external/swiftshader/third_party/LLVM/lib/Support/
APInt.cpp     [all...]
  /external/llvm/lib/Target/ARM/InstPrinter/
ARMInstPrinter.cpp     [all...]

Completed in 437 milliseconds

1 2