HomeSort by relevance Sort by last modified time
    Searched refs:SubIndices (Results 1 - 5 of 5) sorted by null

  /external/swiftshader/third_party/LLVM/lib/Target/ARM/
ARMBaseRegisterInfo.cpp 251 SmallVectorImpl<unsigned> &SubIndices,
259 unsigned NumRegs = SubIndices.size();
263 SubIndices[0] == ARM::dsub_0 &&
264 SubIndices[1] == ARM::dsub_1 &&
265 SubIndices[2] == ARM::dsub_2 &&
266 SubIndices[3] == ARM::dsub_3 &&
267 SubIndices[4] == ARM::dsub_4 &&
268 SubIndices[5] == ARM::dsub_5 &&
269 SubIndices[6] == ARM::dsub_6 &&
270 SubIndices[7] == ARM::dsub_7)
    [all...]
ARMBaseRegisterInfo.h 115 SmallVectorImpl<unsigned> &SubIndices,
  /external/llvm/include/llvm/MC/
MCRegisterInfo.h 254 const uint16_t *SubIndices,
270 SubRegIndices = SubIndices;
  /external/llvm/lib/Target/AMDGPU/
SIInstrInfo.cpp 392 ArrayRef<int16_t> SubIndices;
425 SubIndices = Sub0_3_64;
430 SubIndices = Sub0_7_64;
435 SubIndices = Sub0_15_64;
448 SubIndices = Sub0_1;
453 SubIndices = Sub0_2;
459 SubIndices = Sub0_3;
465 SubIndices = Sub0_7;
471 SubIndices = Sub0_15;
482 for (unsigned Idx = 0; Idx < SubIndices.size(); ++Idx)
    [all...]
  /external/swiftshader/third_party/LLVM/include/llvm/Target/
TargetRegisterInfo.h 397 SmallVectorImpl<unsigned> &SubIndices,

Completed in 325 milliseconds