HomeSort by relevance Sort by last modified time
    Searched refs:phr (Results 1 - 18 of 18) sorted by null

  /external/webrtc/webrtc/modules/video_capture/windows/
sink_filter_ds.h 42 OUT HRESULT * pHr,
58 OUT HRESULT * phr,
90 static CUnknown * CreateInstance (IN LPUNKNOWN punk, OUT HRESULT * phr);
sink_filter_ds.cc 42 OUT HRESULT * pHr,
44 : CBaseInputPin (szName, pFilter, pLock, pHr, pszName),
375 OUT HRESULT * phr,
383 (* phr) = S_OK;
387 phr, L"VideoCapture");
388 if (m_pInput == NULL || FAILED (* phr))
390 (* phr) = FAILED (* phr) ? (* phr) : E_OUTOFMEMORY;
  /toolchain/binutils/binutils-2.25/gas/testsuite/gas/mips/
mips32-dsp.s 31 preceq.w.phr $21,$22
68 muleq_s.w.phr $18,$19,$20
79 maq_s.w.phr $ac2,$29,$30
81 maq_sa.w.phr $ac0,$31,$0
micromips@mips32-dsp.d 32 0+0054 <[^>]*> 02b6 613c preceq\.w\.phr s5,s6
69 0+00e8 <[^>]*> 0293 9065 muleq_s\.w\.phr s2,s3,s4
80 0+0114 <[^>]*> 03dd 8a7c maq_s\.w\.phr \$ac2,sp,s8
82 0+011c <[^>]*> 001f 2a7c maq_sa\.w\.phr \$ac0,ra,zero
mips32-dsp.d 31 0+0054 <[^>]*> 7c16ab52 preceq\.w\.phr s5,s6
68 0+00e8 <[^>]*> 7e749750 muleq_s\.w\.phr s2,s3,s4
79 0+0114 <[^>]*> 7fbe15b0 maq_s\.w\.phr \$ac2,sp,s8
81 0+011c <[^>]*> 7fe004b0 maq_sa\.w\.phr \$ac0,ra,zero
mipsr6@mips32-dsp.d 32 0+0054 <[^>]*> 7c16ab52 preceq\.w\.phr s5,s6
69 0+00e8 <[^>]*> 7e749750 muleq_s\.w\.phr s2,s3,s4
80 0+0114 <[^>]*> 7fbe15b0 maq_s\.w\.phr \$ac2,sp,s8
82 0+011c <[^>]*> 7fe004b0 maq_sa\.w\.phr \$ac0,ra,zero
  /external/llvm/test/MC/Mips/micromips-dsp/
valid.s 40 preceq.w.phr $3, $4 # CHECK: preceq.w.phr $3, $4 # encoding: [0x00,0x64,0x61,0x3c]
81 muleq_s.w.phr $1, $2, $3 # CHECK: muleq_s.w.phr $1, $2, $3 # encoding: [0x00,0x62,0x08,0x65]
90 maq_s.w.phr $ac1, $2, $3 # CHECK: maq_s.w.phr $ac1, $2, $3 # encoding: [0x00,0x62,0x4a,0x7c]
91 maq_sa.w.phr $ac1, $2, $3 # CHECK: maq_sa.w.phr $ac1, $2, $3 # encoding: [0x00,0x62,0x6a,0x7c]
  /prebuilts/gcc/linux-x86/host/x86_64-w64-mingw32-4.8/x86_64-w64-mingw32/include/
bidispl.h 87 virtual HRESULT WINAPI GetResult(HRESULT *phr) = 0;
99 HRESULT (WINAPI *GetResult)(IBidiRequest *This,HRESULT *phr);
113 #define IBidiRequest_GetResult(This,phr) (This)->lpVtbl->GetResult(This,phr)
122 HRESULT WINAPI IBidiRequest_GetResult_Proxy(IBidiRequest *This,HRESULT *phr);
dispex.h 486 HRESULT *phr) = 0;
530 HRESULT *phr);
560 #define IDispError_GetHresult(This,phr) (This)->lpVtbl->GetHresult(This,phr)
582 static FORCEINLINE HRESULT IDispError_GetHresult(IDispError* This,HRESULT *phr) {
583 return This->lpVtbl->GetHresult(This,phr);
618 HRESULT *phr);
    [all...]
vswriter.h     [all...]
tuner.h     [all...]
  /external/llvm/test/MC/Mips/dsp/
valid.s 55 maq_s.w.phr $ac0, $7, $8 # CHECK: maq_s.w.phr $ac0, $7, $8 # encoding: [0x7c,0xe8,0x05,0xb0]
56 maq_sa.w.phr $ac1, $9, $10 # CHECK: maq_sa.w.phr $ac1, $9, $10 # encoding: [0x7d,0x2a,0x0c,0xb0]
72 muleq_s.w.phr $24, $25, $26 # CHECK: muleq_s.w.phr $24, $25, $26 # encoding: [0x7f,0x3a,0xc7,0x50]
85 preceq.w.phr $21, $22 # CHECK: preceq.w.phr $21, $22 # encoding: [0x7c,0x16,0xab,0x52]
  /external/llvm/test/MC/Mips/dspr2/
valid.s 77 maq_s.w.phr $ac0, $7, $8 # CHECK: maq_s.w.phr $ac0, $7, $8 # encoding: [0x7c,0xe8,0x05,0xb0]
78 maq_sa.w.phr $ac1, $9, $10 # CHECK: maq_sa.w.phr $ac1, $9, $10 # encoding: [0x7d,0x2a,0x0c,0xb0]
96 muleq_s.w.phr $24, $25, $26 # CHECK: muleq_s.w.phr $24, $25, $26 # encoding: [0x7f,0x3a,0xc7,0x50]
113 preceq.w.phr $21,$22 # CHECK: preceq.w.phr $21, $22 # encoding: [0x7c,0x16,0xab,0x52]
  /external/llvm/test/MC/Mips/micromips-dspr2/
valid.s 53 preceq.w.phr $3, $4 # CHECK: preceq.w.phr $3, $4 # encoding: [0x00,0x64,0x61,0x3c]
120 muleq_s.w.phr $1, $2, $3 # CHECK: muleq_s.w.phr $1, $2, $3 # encoding: [0x00,0x62,0x08,0x65]
  /external/llvm/test/MC/Mips/mips32r2/
invalid-dsp.s 47 maq_s.w.phr $ac0,$10,$25 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
49 maq_sa.w.phr $ac1,$at,$10 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
57 muleq_s.w.phr $s6,$a0,$s8 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
invalid-dspr2.s 65 maq_s.w.phr $ac0,$10,$25 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
67 maq_sa.w.phr $ac1,$at,$10 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
78 muleq_s.w.phr $s6,$a0,$s8 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feature not currently enabled
  /external/libjpeg-turbo/simd/
jsimd_mips_dspr2.S     [all...]
  /toolchain/binutils/binutils-2.25/opcodes/
mips-opc.c     [all...]

Completed in 327 milliseconds