/external/llvm/lib/Target/Lanai/Disassembler/ |
LanaiDisassembler.cpp | 158 Lanai::R12, Lanai::R13, Lanai::R14, Lanai::RCA, Lanai::R16, Lanai::R17,
|
/prebuilts/go/darwin-x86/src/runtime/ |
asm_ppc64x.s | 866 MOVD $0,R16 // set up for cmpne 871 MOVD $8,R16 // set up for cmpne 876 MOVD $16,R16 // set up for cmpne 878 MOVD $-8,R16 // for cmpne, R5,R6 already inc by 32 925 MOVDBR (R5+R16),R8 // reload in reverse order 926 MOVDBR (R6+R16),R9 [all...] |
asm_arm64.s | 343 CMP R27, R16; \ 353 MOVWU argsize+24(FP), R16
|
/prebuilts/go/linux-x86/src/runtime/ |
asm_ppc64x.s | 866 MOVD $0,R16 // set up for cmpne 871 MOVD $8,R16 // set up for cmpne 876 MOVD $16,R16 // set up for cmpne 878 MOVD $-8,R16 // for cmpne, R5,R6 already inc by 32 925 MOVDBR (R5+R16),R8 // reload in reverse order 926 MOVDBR (R6+R16),R9 [all...] |
asm_arm64.s | 343 CMP R27, R16; \ 353 MOVWU argsize+24(FP), R16
|
/prebuilts/go/darwin-x86/src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/ |
inst.go | 79 R16
|
/prebuilts/go/linux-x86/src/cmd/vendor/golang.org/x/arch/ppc64/ppc64asm/ |
inst.go | 79 R16
|
/external/swiftshader/third_party/LLVM/lib/Target/CellSPU/ |
SPURegisterInfo.cpp | 70 case SPU::R16: return 16;
|
/prebuilts/go/darwin-x86/src/unicode/ |
letter_test.go | 495 var r16 []Range16 497 r16 = append(r16, Range16{uint16(i*5 + 10), uint16(i*5 + 12), 1}) 499 return r16 545 for i < len(tab.R16) && tab.R16[i].Hi <= MaxLatin1 {
|
/prebuilts/go/linux-x86/src/unicode/ |
letter_test.go | 495 var r16 []Range16 497 r16 = append(r16, Range16{uint16(i*5 + 10), uint16(i*5 + 12), 1}) 499 return r16 545 for i < len(tab.R16) && tab.R16[i].Hi <= MaxLatin1 {
|
/prebuilts/go/darwin-x86/src/cmd/compile/internal/arm64/ |
ssa.go | 570 // runtime.duffzero expects start address - 8 in R16 583 // MOVD.P ZR, 8(R16) 584 // CMP Rarg1, R16 608 // MOVD.P 8(R16), Rtmp 610 // CMP Rarg2, R16
|
/prebuilts/go/linux-x86/src/cmd/compile/internal/arm64/ |
ssa.go | 570 // runtime.duffzero expects start address - 8 in R16 583 // MOVD.P ZR, 8(R16) 584 // CMP Rarg1, R16 608 // MOVD.P 8(R16), Rtmp 610 // CMP Rarg2, R16
|
/device/linaro/bootloader/edk2/EdkCompatibilityPkg/Foundation/Efi/Protocol/DebugSupport/ |
DebugSupport.h | 339 UINT64 R16;
|
/external/syslinux/gpxe/src/include/gpxe/efi/Protocol/ |
DebugSupport.h | 305 UINT64 R16;
|
/external/llvm/lib/Target/Hexagon/MCTargetDesc/ |
HexagonMCInstrInfo.cpp | 224 case R16: 525 (Reg >= Hexagon::R16 && Reg <= Hexagon::R23));
|
HexagonMCChecker.cpp | 552 Register = Hexagon::R16;
|
/external/llvm/lib/Target/PowerPC/Disassembler/ |
PPCDisassembler.cpp | 168 PPC::R16, PPC::R17, PPC::R18, PPC::R19, 179 PPC::R16, PPC::R17, PPC::R18, PPC::R19,
|
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/ |
PPCRegisterInfo.cpp | 107 PPC::R16, PPC::R17, PPC::R18, PPC::R19, 133 PPC::R16, PPC::R17, PPC::R18, PPC::R19,
|
/device/linaro/bootloader/edk2/MdePkg/Include/Protocol/ |
DebugSupport.h | 308 UINT64 R16;
|
/prebuilts/go/darwin-x86/src/cmd/compile/internal/ssa/gen/ |
MIPS64Ops.go | 50 "R16", 130 gp = buildReg("R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R22 R24 R25 R31")
|
MIPSOps.go | 49 "R16", 114 gp = buildReg("R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R22 R24 R25 R28 R31")
|
PPC64Ops.go | 36 "R16", 123 gp = buildReg("R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R14 R15 R16 R17 R18 R19 R20 R21 R22 R23 R24 R25 R26 R27 R28 R29")
|
/prebuilts/go/linux-x86/src/cmd/compile/internal/ssa/gen/ |
MIPS64Ops.go | 50 "R16", 130 gp = buildReg("R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R22 R24 R25 R31")
|
MIPSOps.go | 49 "R16", 114 gp = buildReg("R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R22 R24 R25 R28 R31")
|
PPC64Ops.go | 36 "R16", 123 gp = buildReg("R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R14 R15 R16 R17 R18 R19 R20 R21 R22 R23 R24 R25 R26 R27 R28 R29")
|