| /external/llvm/lib/CodeGen/AsmPrinter/ |
| DbgValueHistoryCalculator.cpp | 80 // \brief Claim that @Var is not described by @RegNo anymore.
81 static void dropRegDescribedVar(RegDescribedVarsMap &RegVars, unsigned RegNo,
83 const auto &I = RegVars.find(RegNo);
84 assert(RegNo != 0U && I != RegVars.end());
94 // \brief Claim that @Var is now described by @RegNo.
95 static void addRegDescribedVar(RegDescribedVarsMap &RegVars, unsigned RegNo,
97 assert(RegNo != 0U);
98 auto &VarSet = RegVars[RegNo];
117 // @RegNo by inserting @ClobberingInstr to their history.
118 static void clobberRegisterUses(RegDescribedVarsMap &RegVars, unsigned RegNo,
[all...] |
| /external/llvm/lib/Target/Sparc/InstPrinter/ |
| SparcInstPrinter.h | 27 void printRegName(raw_ostream &OS, unsigned RegNo) const override;
42 static const char *getRegisterName(unsigned RegNo);
|
| /external/llvm/lib/Target/XCore/InstPrinter/ |
| XCoreInstPrinter.cpp | 28 void XCoreInstPrinter::printRegName(raw_ostream &OS, unsigned RegNo) const {
29 OS << StringRef(getRegisterName(RegNo)).lower();
|
| /external/swiftshader/third_party/LLVM/lib/Target/Mips/InstPrinter/ |
| MipsInstPrinter.h | 85 static const char *getRegisterName(unsigned RegNo);
88 virtual void printRegName(raw_ostream &OS, unsigned RegNo) const;
|
| /external/llvm/lib/Target/AArch64/Disassembler/ |
| AArch64Disassembler.cpp | 34 unsigned RegNo, uint64_t Address,
37 unsigned RegNo,
40 static DecodeStatus DecodeFPR64RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
43 static DecodeStatus DecodeFPR32RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
46 static DecodeStatus DecodeFPR16RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
49 static DecodeStatus DecodeFPR8RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
52 static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
56 unsigned RegNo, uint64_t Address,
58 static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
62 unsigned RegNo, uint64_t Address
[all...] |
| /external/llvm/lib/Target/PowerPC/Disassembler/ |
| PPCDisassembler.cpp | 208 static DecodeStatus decodeRegisterClass(MCInst &Inst, uint64_t RegNo,
210 assert(RegNo < N && "Invalid register number");
211 Inst.addOperand(MCOperand::createReg(Regs[RegNo]));
215 static DecodeStatus DecodeCRRCRegisterClass(MCInst &Inst, uint64_t RegNo,
218 return decodeRegisterClass(Inst, RegNo, CRRegs);
221 static DecodeStatus DecodeCRRC0RegisterClass(MCInst &Inst, uint64_t RegNo,
224 return decodeRegisterClass(Inst, RegNo, CRRegs);
227 static DecodeStatus DecodeCRBITRCRegisterClass(MCInst &Inst, uint64_t RegNo,
230 return decodeRegisterClass(Inst, RegNo, CRBITRegs);
233 static DecodeStatus DecodeF4RCRegisterClass(MCInst &Inst, uint64_t RegNo,
[all...] |
| /external/llvm/lib/Target/AArch64/InstPrinter/ |
| AArch64InstPrinter.h | 29 void printRegName(raw_ostream &OS, unsigned RegNo) const override;
40 virtual StringRef getRegName(unsigned RegNo) const {
41 return getRegisterName(RegNo);
43 static const char *getRegisterName(unsigned RegNo,
180 StringRef getRegName(unsigned RegNo) const override {
181 return getRegisterName(RegNo);
183 static const char *getRegisterName(unsigned RegNo,
|
| /external/llvm/include/llvm/MC/MCParser/ |
| MCTargetAsmParser.h | 138 virtual bool ParseRegister(unsigned &RegNo, SMLoc &StartLoc,
142 virtual void SetFrameRegister(unsigned RegNo) {}
188 virtual bool OmitRegisterFromClobberLists(unsigned RegNo) { return false; }
|
| /external/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| HexagonInstPrinter.h | 35 StringRef getRegName(unsigned RegNo) const;
36 static char const *getRegisterName(unsigned RegNo);
37 void printRegName(raw_ostream &O, unsigned RegNo) const override;
|
| /external/llvm/lib/Target/PowerPC/InstPrinter/ |
| PPCInstPrinter.cpp | 39 void PPCInstPrinter::printRegName(raw_ostream &OS, unsigned RegNo) const {
40 const char *RegName = getRegisterName(RegNo);
358 unsigned RegNo;
361 case PPC::CR0: RegNo = 0; break;
362 case PPC::CR1: RegNo = 1; break;
363 case PPC::CR2: RegNo = 2; break;
364 case PPC::CR3: RegNo = 3; break;
365 case PPC::CR4: RegNo = 4; break;
366 case PPC::CR5: RegNo = 5; break;
367 case PPC::CR6: RegNo = 6; break
[all...] |
| PPCInstPrinter.h | 32 void printRegName(raw_ostream &OS, unsigned RegNo) const override;
38 static const char *getRegisterName(unsigned RegNo);
|
| /external/llvm/lib/Target/Hexagon/ |
| HexagonAsmPrinter.h | 57 static const char *getRegisterName(unsigned RegNo);
|
| /external/llvm/lib/Target/MSP430/InstPrinter/ |
| MSP430InstPrinter.h | 31 static const char *getRegisterName(unsigned RegNo);
|
| /external/swiftshader/third_party/LLVM/include/llvm/MC/ |
| MCTargetAsmParser.h | 51 virtual bool ParseRegister(unsigned &RegNo, SMLoc &StartLoc,
|
| /external/llvm/lib/Target/Lanai/InstPrinter/ |
| LanaiInstPrinter.h | 51 static const char *getRegisterName(unsigned RegNo);
52 void printRegName(raw_ostream &OS, unsigned RegNo) const override;
|
| /external/llvm/lib/Target/Mips/ |
| MipsTargetStreamer.h | 44 virtual void emitDirectiveSetAtWithArg(unsigned RegNo);
85 virtual void emitDirectiveCpLoad(unsigned RegNo);
89 virtual void emitDirectiveCpsetup(unsigned RegNo, int RegOrOffset,
208 void emitDirectiveSetAtWithArg(unsigned RegNo) override;
249 void emitDirectiveCpLoad(unsigned RegNo) override;
260 void emitDirectiveCpsetup(unsigned RegNo, int RegOrOffset,
313 void emitDirectiveCpLoad(unsigned RegNo) override;
316 void emitDirectiveCpsetup(unsigned RegNo, int RegOrOffset,
|
| /external/llvm/lib/Target/WebAssembly/ |
| WebAssemblyAsmPrinter.cpp | 84 MVT getRegType(unsigned RegNo) const;
96 MVT WebAssemblyAsmPrinter::getRegType(unsigned RegNo) const {
97 const TargetRegisterClass *TRC = MRI->getRegClass(RegNo);
101 DEBUG(errs() << "Unknown type for register number: " << RegNo);
111 unsigned RegNo = MO.getReg();
112 assert(TargetRegisterInfo::isVirtualRegister(RegNo) &&
114 assert(!MFI->isVRegStackified(RegNo));
115 unsigned WAReg = MFI->getWAReg(RegNo);
|
| /external/swiftshader/third_party/LLVM/lib/Target/PowerPC/InstPrinter/ |
| PPCInstPrinter.h | 34 virtual void printRegName(raw_ostream &OS, unsigned RegNo) const;
42 static const char *getRegisterName(unsigned RegNo);
|
| /external/swiftshader/third_party/LLVM/lib/Target/MBlaze/AsmParser/ |
| MBlazeAsmParser.cpp | 40 MBlazeOperand *ParseRegister(unsigned &RegNo);
45 virtual bool ParseRegister(unsigned &RegNo, SMLoc &StartLoc, SMLoc &EndLoc);
388 bool MBlazeAsmParser::ParseRegister(unsigned &RegNo,
390 return (ParseRegister(RegNo) == 0);
393 MBlazeOperand *MBlazeAsmParser::ParseRegister(unsigned &RegNo) {
400 RegNo = MatchRegisterName(getLexer().getTok().getIdentifier());
401 if (RegNo == 0)
405 return MBlazeOperand::CreateReg(RegNo, S, E);
461 unsigned RegNo;
462 Op = ParseRegister(RegNo);
[all...] |
| /external/llvm/lib/Target/Hexagon/Disassembler/ |
| HexagonDisassembler.cpp | 66 static DecodeStatus DecodeIntRegsRegisterClass(MCInst &Inst, unsigned RegNo,
69 static DecodeStatus DecodeIntRegsLow8RegisterClass(MCInst &Inst, unsigned RegNo,
72 static DecodeStatus DecodeVectorRegsRegisterClass(MCInst &Inst, unsigned RegNo,
75 static DecodeStatus DecodeDoubleRegsRegisterClass(MCInst &Inst, unsigned RegNo,
78 static DecodeStatus DecodeVecDblRegsRegisterClass(MCInst &Inst, unsigned RegNo,
81 static DecodeStatus DecodePredRegsRegisterClass(MCInst &Inst, unsigned RegNo,
84 static DecodeStatus DecodeVecPredRegsRegisterClass(MCInst &Inst, unsigned RegNo,
87 static DecodeStatus DecodeCtrRegsRegisterClass(MCInst &Inst, unsigned RegNo,
90 static DecodeStatus DecodeModRegsRegisterClass(MCInst &Inst, unsigned RegNo,
93 static DecodeStatus DecodeCtrRegs64RegisterClass(MCInst &Inst, unsigned RegNo,
[all...] |
| /external/llvm/lib/Target/X86/AsmParser/ |
| X86Operand.h | 45 unsigned RegNo;
99 return Reg.RegNo;
390 static unsigned getGR32FromGR64(unsigned RegNo) {
391 switch (RegNo) {
415 unsigned RegNo = getReg();
416 if (X86MCRegisterClasses[X86::GR64RegClassID].contains(RegNo))
417 RegNo = getGR32FromGR64(RegNo);
418 Inst.addOperand(MCOperand::createReg(RegNo));
476 CreateReg(unsigned RegNo, SMLoc StartLoc, SMLoc EndLoc
[all...] |
| /external/llvm/include/llvm/CodeGen/ |
| CallingConvLower.h | 78 unsigned RegNo, MVT LocVT,
82 Ret.Loc = RegNo;
92 unsigned RegNo, MVT LocVT,
95 Ret = getReg(ValNo, ValVT, RegNo, LocVT, HTP);
130 void convertToReg(unsigned RegNo) {
131 Loc = RegNo;
|
| /external/swiftshader/third_party/LLVM/include/llvm/Target/ |
| TargetRegisterInfo.h | 312 unsigned getCostPerUse(unsigned RegNo) const {
313 return InfoDesc[RegNo].CostPerUse;
318 bool isInAllocatableClass(unsigned RegNo) const {
319 return InfoDesc[RegNo].inAllocatableClass;
371 /// for physical register RegNo. Return zero if the sub-register does not
373 virtual unsigned getSubReg(unsigned RegNo, unsigned Index) const = 0;
378 virtual unsigned getSubRegIndex(unsigned RegNo, unsigned SubRegNo) const = 0;
|
| /external/llvm/lib/Target/Mips/InstPrinter/ |
| MipsInstPrinter.h | 84 static const char *getRegisterName(unsigned RegNo);
86 void printRegName(raw_ostream &OS, unsigned RegNo) const override;
|
| /external/llvm/lib/Target/SystemZ/InstPrinter/ |
| SystemZInstPrinter.h | 30 static const char *getRegisterName(unsigned RegNo);
41 void printRegName(raw_ostream &O, unsigned RegNo) const override;
|
