Home | History | Annotate | Download | only in source

Lines Matching defs:reg0

70   v8u16 reg0, reg1, reg2, reg3;
82 reg0 = __msa_hadd_u_h(vec0, vec0);
86 reg0 += reg2;
88 reg0 = (v8u16)__msa_srari_h((v8i16)reg0, 2);
90 dst0 = (v16u8)__msa_pckev_b((v16i8)reg1, (v16i8)reg0);
133 v8u16 reg0, reg1, reg2, reg3, reg4, reg5, reg6, reg7;
157 reg0 = __msa_hadd_u_h(vec0, vec0);
161 reg4 = (v8u16)__msa_pckev_d((v2i64)reg2, (v2i64)reg0);
163 reg6 = (v8u16)__msa_pckod_d((v2i64)reg2, (v2i64)reg0);
296 v4u32 reg0, reg1, reg2, reg3;
331 reg0 = __msa_hadd_u_w(vec0, vec0);
335 reg0 = (v4u32)__msa_srari_w((v4i32)reg0, 4);
339 vec0 = (v8u16)__msa_pckev_h((v8i16)reg1, (v8i16)reg0);