Home | History | Annotate | Download | only in Hexagon

Lines Matching refs:WD

764       uint16_t WD = getRegBitWidth(RD);
766       assert(WD >= WS);
768       RegisterCell Res(WD);
770       Res.fill(WS, WD, BitValue::Zero);