Home | History | Annotate | Download | only in Hexagon

Lines Matching refs:PredSense

251         unsigned DstSR, const MachineOperand &PredOp, bool PredSense,
614       bool PredSense, bool ReadUndef, bool ImpUse) {
625   unsigned Opc = getCondTfrOpcode(SrcOp, PredSense);