Home | History | Annotate | Download | only in Hexagon

Lines Matching refs:Addr

94   for (NodeAddr<RefNode*> RA : IA.Addr->members(DFG))
95 RRs.insert(RA.Addr->getRegRef());
119 auto BA = DFG.getFunc().Addr->findBlock(B, DFG);
122 for (NodeAddr<InstrNode*> IA : BA.Addr->members(DFG)) {
126 if (interpretAsCopy(SA.Addr->getCode(), EM))
149 dbgs() << "Instr: " << *DFG.addr<StmtNode*>(I).Addr->getCode();
176 auto SA = DFG.addr<InstrNode*>(C);
182 for (NodeAddr<DefNode*> DA : SA.Addr->members_if(DFG.IsDef, DFG)) {
183 RegisterRef DR = DA.Addr->getRegRef();
194 for (NodeId N = DA.Addr->getReachedUse(), NextN; N; N = NextN) {
195 auto UA = DFG.addr<UseNode*>(N);
196 NextN = UA.Addr->getSibling();
197 uint16_t F = UA.Addr->getFlags();
200 if (UA.Addr->getRegRef() != DR)
203 NodeAddr<InstrNode*> IA = UA.Addr->getOwner(DFG);
208 MachineOperand &Op = UA.Addr->getOp();
214 << *NodeAddr<StmtNode*>(IA).Addr->getCode();
221 UA.Addr->linkToDef(UA.Id, DFG.addr<DefNode*>(RDefSR_SA));
223 UA.Addr->setReachingDef(0);
224 UA.Addr->setSibling(0);