Home | History | Annotate | Download | only in PowerPC

Lines Matching refs:PPCTargetLowering

69 PPCTargetLowering::PPCTargetLowering(const PPCTargetMachine &TM,
988 unsigned PPCTargetLowering::getByValTypeAlignment(Type *Ty,
1002 bool PPCTargetLowering::useSoftFloat() const {
1006 const char *PPCTargetLowering::getTargetNodeName(unsigned Opcode) const {
1103 EVT PPCTargetLowering::getSetCCResultType(const DataLayout &DL, LLVMContext &C,
1114 bool PPCTargetLowering::enableAggressiveFMAFusion(EVT VT) const {
1761 bool PPCTargetLowering::SelectAddressRegReg(SDValue N, SDValue &Base,
1846 bool PPCTargetLowering::SelectAddressRegImm(SDValue N, SDValue &Disp,
1945 bool PPCTargetLowering::SelectAddressRegRegOnly(SDValue N, SDValue &Base,
1973 bool PPCTargetLowering::getPreIndexedAddressParts(SDNode *N, SDValue &Base,
2127 SDValue PPCTargetLowering::LowerConstantPool(SDValue Op,
2158 SDValue PPCTargetLowering::LowerJumpTable(SDValue Op, SelectionDAG &DAG) const {
2185 SDValue PPCTargetLowering::LowerBlockAddress(SDValue Op,
2207 SDValue PPCTargetLowering::LowerGlobalTLSAddress(SDValue Op,
2297 SDValue PPCTargetLowering::LowerGlobalAddress(SDValue Op,
2338 SDValue PPCTargetLowering::LowerSETCC(SDValue Op, SelectionDAG &DAG) const {
2402 SDValue PPCTargetLowering::LowerVAARG(SDValue Op, SelectionDAG &DAG) const {
2509 SDValue PPCTargetLowering::LowerVACOPY(SDValue Op, SelectionDAG &DAG) const {
2520 SDValue PPCTargetLowering::LowerADJUST_TRAMPOLINE(SDValue Op,
2525 SDValue PPCTargetLowering::LowerINIT_TRAMPOLINE(SDValue Op,
2562 SDValue PPCTargetLowering::LowerVASTART(SDValue Op, SelectionDAG &DAG) const {
2657 CCAssignFn *PPCTargetLowering::useFastISelCCs(unsigned Flag) const {
2860 SDValue PPCTargetLowering::LowerFormalArguments(
2877 SDValue PPCTargetLowering::LowerFormalArguments_32SVR4(
3112 SDValue PPCTargetLowering::extendArgForPPC64(ISD::ArgFlagsTy Flags,
3126 SDValue PPCTargetLowering::LowerFormalArguments_64SVR4(
3544 SDValue PPCTargetLowering::LowerFormalArguments_Darwin(
4033 PPCTargetLowering
4097 PPCTargetLowering::IsEligibleForTailCallOptimization(SDValue Callee,
4236 SDValue PPCTargetLowering::EmitTailCallLoadFPAndRetAddr(
4541 SDValue PPCTargetLowering::LowerCallResult(
4585 SDValue PPCTargetLowering::FinishCall(
4686 PPCTargetLowering::LowerCall(TargetLowering::CallLoweringInfo &CLI,
4748 SDValue PPCTargetLowering::LowerCall_32SVR4(
4756 // See PPCTargetLowering::LowerFormalArguments_32SVR4() for a description
4970 SDValue PPCTargetLowering::createMemcpyOutsideCallSeq(
4985 SDValue PPCTargetLowering::LowerCall_64SVR4(
5620 SDValue PPCTargetLowering::LowerCall_Darwin(
6010 PPCTargetLowering::CanLowerReturn(CallingConv::ID CallConv,
6020 PPCTargetLowering::LowerReturn(SDValue Chain, CallingConv::ID CallConv,
6089 PPCTargetLowering::LowerGET_DYNAMIC_AREA_OFFSET(SDValue Op,
6105 SDValue PPCTargetLowering::LowerSTACKRESTORE(SDValue Op,
6135 SDValue PPCTargetLowering::getReturnAddrFrameIndex(SelectionDAG &DAG) const {
6158 PPCTargetLowering::getFramePointerFrameIndex(SelectionDAG & DAG) const {
6180 SDValue PPCTargetLowering::LowerDYNAMIC_STACKALLOC(SDValue Op,
6200 SDValue PPCTargetLowering::lowerEH_SJLJ_SETJMP(SDValue Op,
6208 SDValue PPCTargetLowering::lowerEH_SJLJ_LONGJMP(SDValue Op,
6215 SDValue PPCTargetLowering::LowerLOAD(SDValue Op, SelectionDAG &DAG) const {
6240 SDValue PPCTargetLowering::LowerSTORE(SDValue Op, SelectionDAG &DAG) const {
6263 SDValue PPCTargetLowering::LowerTRUNCATE(SDValue Op, SelectionDAG &DAG) const {
6274 SDValue PPCTargetLowering::LowerSELECT_CC(SDValue Op, SelectionDAG &DAG) const {
6376 void PPCTargetLowering::LowerFP_TO_INTForReuse(SDValue Op, ReuseLoadInfo &RLI,
6440 SDValue PPCTargetLowering::LowerFP_TO_INTDirectMove(SDValue Op,
6472 SDValue PPCTargetLowering::LowerFP_TO_INT(SDValue Op, SelectionDAG &DAG,
6493 bool PPCTargetLowering::canReuseLoadAddress(SDValue Op, EVT MemVT,
6537 void PPCTargetLowering::spliceIntoChain(SDValue ResChain,
6581 SDValue PPCTargetLowering::LowerINT_TO_FPDirectMove(SDValue Op,
6610 SDValue PPCTargetLowering::LowerINT_TO_FP(SDValue Op,
6860 SDValue PPCTargetLowering::LowerFLT_ROUNDS_(SDValue Op,
6924 SDValue PPCTargetLowering::LowerSHL_PARTS(SDValue Op, SelectionDAG &DAG) const {
6953 SDValue PPCTargetLowering::LowerSRL_PARTS(SDValue Op, SelectionDAG &DAG) const {
6982 SDValue PPCTargetLowering::LowerSRA_PARTS(SDValue Op, SelectionDAG &DAG) const {
7086 SDValue PPCTargetLowering::LowerBUILD_VECTOR(SDValue Op,
7434 SDValue PPCTargetLowering::LowerVECTOR_SHUFFLE(SDValue Op,
7769 SDValue PPCTargetLowering::LowerINTRINSIC_WO_CHAIN(SDValue Op,
7845 SDValue PPCTargetLowering::LowerSIGN_EXTEND_INREG(SDValue Op,
7869 SDValue PPCTargetLowering::LowerSCALAR_TO_VECTOR(SDValue Op,
7887 SDValue PPCTargetLowering::LowerEXTRACT_VECTOR_ELT(SDValue Op,
7948 SDValue PPCTargetLowering::LowerVectorLoad(SDValue Op,
8041 SDValue PPCTargetLowering::LowerVectorStore(SDValue Op,
8169 SDValue PPCTargetLowering::LowerMUL(SDValue Op, SelectionDAG &DAG) const {
8242 SDValue PPCTargetLowering::LowerOperation(SDValue Op, SelectionDAG &DAG) const {
8308 void PPCTargetLowering::ReplaceNodeResults(SDNode *N,
8396 Instruction* PPCTargetLowering::emitLeadingFence(IRBuilder<> &Builder,
8406 Instruction* PPCTargetLowering::emitTrailingFence(IRBuilder<> &Builder,
8419 PPCTargetLowering::EmitAtomicBinary(MachineInstr &MI, MachineBasicBlock *BB,
8503 PPCTargetLowering::EmitPartwordAtomicBinary(MachineInstr &MI,
8635 PPCTargetLowering::emitEHSjLjSetJmp(MachineInstr &MI,
8782 PPCTargetLowering::emitEHSjLjLongJmp(MachineInstr &MI,
8889 PPCTargetLowering::EmitInstrWithCustomInserter(MachineInstr &MI,
9452 SDValue PPCTargetLowering::getRsqrtEstimate(SDValue Operand,
9475 SDValue PPCTargetLowering::getRecipEstimate(SDValue Operand,
9496 unsigned PPCTargetLowering::combineRepeatedFPDivisors() const {
9740 SDValue PPCTargetLowering::DAGCombineTruncBoolExt(SDNode *N,
10022 SDValue PPCTargetLowering::DAGCombineExtBoolTrunc(SDNode *N,
10305 SDValue PPCTargetLowering::DAGCombineBuildVector(SDNode *N,
10358 SDValue PPCTargetLowering::combineFPToIntToFP(SDNode *N,
10433 SDValue PPCTargetLowering::expandVSXLoadForLE(SDNode *N,
10493 SDValue PPCTargetLowering::expandVSXStoreForLE(SDNode *N,
10550 SDValue PPCTargetLowering::PerformDAGCombine(SDNode *N,
11202 PPCTargetLowering::BuildSDIVPow2(SDNode *N, const APInt &Divisor,
11237 void PPCTargetLowering::computeKnownBitsForTargetNode(const SDValue Op,
11277 unsigned PPCTargetLowering::getPrefLoopAlignment(MachineLoop *ML) const {
11316 PPCTargetLowering::ConstraintType
11317 PPCTargetLowering::getConstraintType(StringRef Constraint) const {
11350 PPCTargetLowering::getSingleConstraintMatchWeight(
11402 PPCTargetLowering::getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI,
11479 void PPCTargetLowering::LowerAsmOperandForConstraint(SDValue Op,
11555 bool PPCTargetLowering::isLegalAddressingMode(const DataLayout &DL,
11592 SDValue PPCTargetLowering::LowerRETURNADDR(SDValue Op,
11627 SDValue PPCTargetLowering::LowerFRAMEADDR(SDValue Op,
11658 unsigned PPCTargetLowering::getRegisterByName(const char* RegName, EVT VT,
11681 PPCTargetLowering::isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const {
11686 bool PPCTargetLowering::getTgtMemIntrinsic(IntrinsicInfo &Info,
11889 EVT PPCTargetLowering::getOptimalMemOpType(uint64_t Size,
11921 bool PPCTargetLowering::shouldConvertConstantLoadToIntImm(const APInt &Imm,
11929 bool PPCTargetLowering::isTruncateFree(Type *Ty1, Type *Ty2) const {
11937 bool PPCTargetLowering::isTruncateFree(EVT VT1, EVT VT2) const {
11945 bool PPCTargetLowering::isZExtFree(SDValue Val, EVT VT2) const {
11965 bool PPCTargetLowering::isFPExtFree(EVT VT) const {
11970 bool PPCTargetLowering::isLegalICmpImmediate(int64_t Imm) const {
11974 bool PPCTargetLowering::isLegalAddImmediate(int64_t Imm) const {
11978 bool PPCTargetLowering::allowsMisalignedMemoryAccesses(EVT VT,
12013 bool PPCTargetLowering::isFMAFasterThanFMulAndFAdd(EVT VT) const {
12031 PPCTargetLowering::getScratchRegisters(CallingConv::ID) const {
12043 unsigned PPCTargetLowering::getExceptionPointerRegister(
12048 unsigned PPCTargetLowering::getExceptionSelectorRegister(
12054 PPCTargetLowering::shouldExpandBuildVectorWithShuffles(
12065 Sched::Preference PPCTargetLowering::getSchedulingPreference(SDNode *N) const {
12074 PPCTargetLowering::createFastISel(FunctionLoweringInfo &FuncInfo,
12079 void PPCTargetLowering::initializeSplitCSR(MachineBasicBlock *Entry) const {
12088 void PPCTargetLowering::insertCopiesSplitCSR(
12134 bool PPCTargetLowering::useLoadStackGuardNode() const {
12141 void PPCTargetLowering::insertSSPDeclarations(Module &M) const {