Home | History | Annotate | Download | only in TableGen

Lines Matching defs:Regs

72   void EmitRegMapping(raw_ostream &o, const std::deque<CodeGenRegister> &Regs,
75 const std::deque<CodeGenRegister> &Regs,
93 assert(Registers.size() <= 0xffff && "Too many regs to fit in tables");
200 const CodeGenRegister::Vec &Regs = RC.getMembers();
201 if (Regs.empty())
206 OS << " {" << (*Regs.begin())->getWeight(RegBank)
338 raw_ostream &OS, const std::deque<CodeGenRegister> &Regs, bool isCtor) {
345 for (auto &RE : Regs) {
364 std::string Namespace = Regs.front().TheDef->getValueAsString("Namespace");
412 for (auto &RE : Regs) {
461 raw_ostream &OS, const std::deque<CodeGenRegister> &Regs, bool isCtor) {
465 for (auto &RE : Regs) {
474 std::string Namespace = Regs.front().TheDef->getValueAsString("Namespace");
822 const auto &Regs = RegBank.getRegisters();
831 SmallVector<DiffVec, 4> SubRegLists(Regs.size());
832 SmallVector<DiffVec, 4> SuperRegLists(Regs.size());
833 SmallVector<DiffVec, 4> RegUnitLists(Regs.size());
834 SmallVector<unsigned, 4> RegUnitInitScale(Regs.size());
838 SmallVector<MaskVec, 4> RegUnitLaneMasks(Regs.size());
844 SmallVector<SubRegIdxVec, 4> SubRegIdxLists(Regs.size());
850 for (auto I = Regs.begin(), E = Regs.end(); I != E; ++I, ++i) {
885 if (I != Regs.begin() &&
888 if (std::next(I) != Regs.end() &&
957 for (const auto &Reg : Regs) {
1048 EmitRegMappingTables(OS, Regs, false);
1055 for (const auto &RE : Regs) {
1073 << Regs.size() + 1 << ", RA, PC, " << TargetName << "MCRegisterClasses, "
1082 EmitRegMapping(OS, Regs, false);
1361 const auto &Regs = RegBank.getRegisters();
1362 for (const auto &Reg : Regs) {
1427 EmitRegMappingTables(OS, Regs, true);
1436 << " InitMCRegisterInfo(" << TargetName << "RegDesc, " << Regs.size() + 1
1450 EmitRegMapping(OS, Regs, true);
1459 const SetTheory::RecVec *Regs = RegBank.getSets().expand(CSRSet);
1460 assert(Regs && "Cannot expand CalleeSavedRegs instance");
1465 for (unsigned r = 0, re = Regs->size(); r != re; ++r)
1466 OS << getQualifiedName((*Regs)[r]) << ", ";
1470 BitVector Covered = RegBank.computeCoveredRegisters(*Regs);