Home | History | Annotate | Download | only in TableGen

Lines Matching full:vr128

58 def VR128 : RegisterClass<[v2i64, v2f64],
68   def PS : Inst<opcode, (outs VR128:$dst), (ins VR128:$src1, VR128:$src2),
70                  [(set VR128:$dst, (!cast<Intrinsic>(!strconcat(Intr, "_ps")) VR128:$src1, VR128:$src2))]>;
72   def PD : Inst<opcode, (outs VR128:$dst), (ins VR128:$src1, VR128:$src2),
74                  [(set VR128:$dst, (!cast<Intrinsic>(!strconcat(Intr, "_pd")) VR128:$src1, VR128:$src2))]>;
80   Inst<opcode,(outs VR128:$dst), (ins VR128:$src1, VR128:$src2),
82        [(set VR128:$dst, (Intr VR128:$src1, VR128:$src2))]>;