Lines Matching refs:InputSimd128Register
2166 __ Pextrd(i.OutputRegister(), i.InputSimd128Register(0), i.InputInt8(1));2181 __ paddd(i.OutputSimd128Register(), i.InputSimd128Register(1));2186 __ psubd(i.OutputSimd128Register(), i.InputSimd128Register(1));