Home | History | Annotate | Download | only in aarch32

Lines Matching defs:LSL

1829 void Disassembler::lsl(Condition cond,
3297 << MemOperand(rn, plus, rm, LSL, 1);
7170 // LSL<c>{<q>} {<Rd>}, <Rm>, #<imm> ; T2
7171 lsl(CurrentCond(), Best, Register(rd), Register(rm), amount);
7356 // LSL<c>{<q>} {<Rdm>}, <Rdm>, <Rs> ; T1
7357 lsl(CurrentCond(),
7379 // MOV<c>{<q>} <Rdm>, <Rdm>, LSL <Rs> ; T1
7383 Operand(Register(rm), LSL, Register(rs)));
7386 // MOVS{<q>} <Rdm>, <Rdm>, LSL <Rs> ; T1
7390 Operand(Register(rm), LSL, Register(rs)));
9292 // SSAT{<c>}{<q>} <Rd>, #<imm>, <Rn> {, LSL #<amount> } ; T1 NOLINT(whitespace/line_length)
9296 Operand(Register(rn), LSL, amount));
9411 // USAT{<c>}{<q>} <Rd>, #<imm>, <Rn> {, LSL
9415 Operand(Register(rn), LSL, amount));
10423 // TBH{<c>}{<q>} [<Rn>, <Rm>, LSL #1] ; T1
10751 Shift shift = LSL;
10768 // STRB{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>{, LSL #<imm>}] ; T2 NOLINT(whitespace/line_length)
10869 Shift shift = LSL;
10886 // STR{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>{, LSL #<imm>}] ; T2 NOLINT(whitespace/line_length)
11008 Shift shift = LSL;
11025 // STRH{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>{, LSL #<imm>}] ; T2 NOLINT(whitespace/line_length)
16893 Shift shift = LSL;
16896 // PLD{<c>}{<q>} [<Rn>, {+}<Rm>{, LSL #<amount>}] ; T1 NOLINT(whitespace/line_length)
16916 Shift shift = LSL;
16933 // LDRB{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>{, LSL #<imm>}] ; T2 NOLINT(whitespace/line_length)
17077 Shift shift = LSL;
17080 // PLDW{<c>}{<q>} [<Rn>, {+}<Rm>{, LSL #<amount>}] ; T1 NOLINT(whitespace/line_length)
17100 Shift shift = LSL;
17117 // LDRH{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>{, LSL #<imm>}] ; T2 NOLINT(whitespace/line_length)
17400 Shift shift = LSL;
17417 // LDR{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>{, LSL #<imm>}] ; T2 NOLINT(whitespace/line_length)
17645 Shift shift = LSL;
17649 // PLI{<c>}{<q>} [<Rn>, {+}<Rm>{, LSL #<amount>}] ; T1 NOLINT(whitespace/line_length)
17671 Shift shift = LSL;
17693 // LDRSB{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>{, LSL #<imm>}] ; T2 NOLINT(whitespace/line_length)
17907 Shift shift = LSL;
17924 // LDRSH{<c>}{<q>} <Rt>, [<Rn>, {+}<Rm>{, LSL #<imm>}] ; T2 NOLINT(whitespace/line_length)
18265 // LSL<c>.W {<Rd>}, <Rm>, #<imm> ; T3
18266 lsl(CurrentCond(),
18275 // LSL{<c>}{<q>} {<Rd>}, <Rm>, #<imm> ; T3
18276 lsl(CurrentCond(),
19227 // PKHBT{<c>}{<q>} {<Rd>}, <Rn>, <Rm> {, LSL #<imm> } ; T1 NOLINT(whitespace/line_length)
19231 Operand(Register(rm), LSL, amount));
20487 // LSL<c>.W {<Rd>}, <Rm>, <Rs> ; T2
20488 lsl(CurrentCond(),
20494 // LSL{<c>}{<q>} {<Rd>}, <Rm>, <Rs> ; T2
20495 lsl(CurrentCond(),
57347 // LSL{<c>}{<q>} {<Rd>}, <Rm>, #<imm> ; A1
57348 lsl(condition,
57714 // LSL{<c>}{<q>} {<Rd>}, <Rm>, <Rs> ; A1
57715 lsl(condition,
62816 // PKHBT{<c>}{<q>} {<Rd>}, <Rn>, <Rm> {, LSL #<imm> } ; A1
62820 Operand(Register(rm), LSL, amount));
63202 // SSAT{<c>}{<q>} <Rd>, #<imm>, <Rn> {, LSL #<amount> } ; A1
63206 Operand(Register(rn), LSL, amount));
63897 // USAT{<c>}{<q>} <Rd>, #<imm>, <Rn> {, LSL #<amount> } ; A1
63901 Operand(Register(rn), LSL, amount));