Home | History | Annotate | Download | only in aarch32

Lines Matching defs:Ror

976   // LSLS, LSR, LSRS, ORR, ORRS, ROR, RORS, RSB, RSBS, SBC, SBCS, SUB, SUBS
2531 // MOV<c>{<q>} <Rdm>, <Rdm>, ROR <Rs> ; T1
2535 operand.GetShift().Is(ASR) || operand.GetShift().Is(ROR)) &&
3165 void Ror(Condition cond, Register rd, Register rm, const Operand& operand) {
3173 // ROR<c>{<q>} {<Rdm>,} <Rdm>, <Rs> ; T1
3177 ror(cond, rd, rm, operand);
3179 void Ror(Register rd, Register rm, const Operand& operand) {
3180 Ror(al, rd, rm, operand);
3182 void Ror(FlagsUpdate flags,
3189 Ror(cond, rd, rm, operand);
3201 Ror(cond, rd, rm, operand);
3206 void Ror(FlagsUpdate flags,
3210 Ror(flags, al, rd, rm, operand);